CS5532-AS datasheet(10/50 Pages) CIRRUS

10 / 50 page

CS5531/32/33/34-AS

DS289F5

SWITCHING CHARACTERISTICS

(VA+ = 2.5 V or 5 V ±5%; VA- = -2.5V±5% or 0 V; VD+ = 3.0 V ±10% or 5 V ±5%;DGND = 0 V;

Levels: Logic 0 = 0 V, Logic 1 = VD+; CL = 50 pF; See Figures 1 and 2.)

Notes: 26. Device parameters are specified with a 4.9152 MHz clock.

27. Specified using 10% and 90% points on waveform of interest. Output loaded with 50 pF.

28. Oscillator start-up time varies with crystal parameters. This specification does not apply when using an

external clock source.

Parameter

Symbol

Min

Typ

Max

Unit

Master Clock Frequency

(Note 26)

External Clock or Crystal Oscillator

MCLK

4.9152

MHz

Master Clock Duty Cycle

Rise Times

(Note 27)

Any Digital Input Except SCLK

SCLK

Any Digital Output

trise

1.0

100

µs

Fall Times

(Note 27)

Any Digital Input Except SCLK

SCLK

Any Digital Output

tfall

1.0

100

µs

Start-up

Oscillator Start-up Time

XTAL = 4.9152 MHz

(Note 28)

tost

-20-

Serial Port Timing

Serial Clock Frequency

SCLK

MHz

Serial Clock

Pulse Width High

Pulse Width Low

250

SDI Write Timing

CS Enable to Valid Latch Clock

Data Set-up Time prior to SCLK rising

Data Hold Time After SCLK Rising

100

SCLK Falling Prior to CS Disable

100

SDO Read Timing

CS to Data Valid

150

SCLK Falling to New Data Bit

150

CS Rising to SDO Hi-Z

150

CS5532-AS 数据表(PDF) 10 Page - Cirrus Logic

CS5532-AS 数据表(HTML) 10 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

数据表下载

链接网址

CS5532-AS 数据表(PDF) 10 Page - Cirrus Logic

CS5532-AS 数据表(HTML) 10 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

数据表 下载

链接网址

数据表下载