CS5532-AS datasheet(29/50 Pages) CIRRUS

29 / 50 page

CS5531/32/33/34-AS

DS289F5

U/B (Unipolar / Bipolar) [22] [6]

Select Bipolar mode.

Select Unipolar mode.

OL1-OL0 (Output Latch Bits) [21:20] [5:4]

The latch bits will be set to the logic state of these bits upon command word execution when the output

latch select bit (OLS) in the configuration register is logic 0. Note that the logic outputs on the chip are

powered from VA+ and VA-.

A0 = 0, A1 = 0

A0 = 0, A1 = 1

A0 = 1, A1 = 0

A0 = 1, A1 = 1

DT (Delay Time Bit) [19] [3]

When set, the converter will wait for a delay time before starting a conversion. This allows settling time for

A0 and A1 outputs before a conversion begins. The delay time will be 1280 MCLK cycles when FRS = 0,

and 1536 MCLK cycles when FRS = 1.

Begin Conversions Immediately.

Wait 1280 MCLK cycles (FRS = 0) or 1536 MCLK cycles (FRS = 1) before starting conversion.

OCD (Open Circuit Detect Bit) [18] [2]

When set, this bit activates a 300 nA current source on the input channel (AIN+) selected by the channel

select bits. Note that the 300nA current source is rated at 25°C. At -55°C, the current source doubles to

approximately 600 nA. This feature is particularly useful in thermocouple applications when the user wants

to drive a suspected open thermocouple lead to a supply rail.

Normal mode.

Activate current source.

OG1-OG0 (Offset / Gain Register Pointer Bits) [17:16] [1:0]

These bits are only used when OGS in the Configuration Register is set to ‘1’. They allow the user to select

the offset and gain register to use while performing a conversion or calibration. When the OGS bit in the

Configuration Register is set to ‘0’, the offset and gain register for the referenced physical channel (CS1-

CS5532-AS 数据表(PDF) 29 Page - Cirrus Logic