| 数据搜索系统,热门电子元器件搜索 |
|
WARP20 数据表(PDF) 22 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
WARP20 数据表(HTML) 22 Page - STMicroelectronics |
|
22 / 28 page ![]() ON-LINE MASTER PHASE TIMING OC0-OC1 OFL DS READY BUSY RD I0-I7 INP 0 INP 1 INP N O0-O10 O11 OUT 0 OUT 1 OUT N ADDR 0 ADDR 1 ADDR N WAIT OUT N-1 ADDR N-1 T 4 T 5 T 6 T 7 T 8 T 3 T 2 T 3 T 1 T 9 T 10 T 10 T 11 Symbol Mode Parameter Min Typ Max Unit T1 On-Line Master OFL Low to first RD High 3 Clock Pulses T2 On-Line Master RD High to READY High 2 Clock Pulses T3 On-Line Master OFL/BUSY Low to O11 Pulse 10 Clock Pulses T4 On-Line Master RD High to next RD High 10 Clock Pulses T5 On-Line Master READY High to BUSY High 1 Clock Pulses T6 (1) On-Line Master BUSY High to first Output Ready 64 Clock Pulses T7 (1) On-Line Master DS High to next DS High 64 Clock Pulses T8 On-Line Master WAIT Low to next Output Valid 32 Clock Pulses T9 On-Line Master Elaboration Time see fig.6 Clock Pulses T10 On-Line Master DS Pulse Width 5 Clock Pulses T11 On-Line Master LAST DS Pulse Width 1 Clock Pulses Table 13. On-Line Master Timing Parameters Note 1. It depends on the number of rules related to the current output variable. Each output variable needs at least two rules and each rule requires 32 clock pulses. 22/28 W.A.R.P.2.0 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |