Data brief

For further information contact your local STMicroelectronics sales office.

July 2009

Doc ID 16057 Rev 1

1/19

19

STA2064

Cartesio™ family

infotainment application processor with embedded GPS

Features

– Cache: 32 KB instruction, 32 KB data

– Vector floating point unit

– Parallel acquisition engines for 8 GPS

satellites or 4 Galileo satellites

– 32 tracking channels for all satellites in view

– 5 correlators per channel for urban canyon

robustness

– Multibit signal processing hardware

– Separated power islands for ultra low

power mode

– Dynamic core frequency scaling

– 512-Byte embedded SRAM for back-up

– LP DDR/DDR2 controller: 16 bit data

512 MB addressable. (333 MHz DDR2,

200 MHz LPDDR)

– One bank of 32 KB embedded SRAM

– 64-channel vector interrupt controller (VIC)

– 2 DMA controllers, 16 physical channels

– 32 DMA request for each controller

– Two external DMA requests are supported

– Color LCD controller for STN,TFT or HR-

TFT panels with 18-bit parallel RGB

interface

– Integrated touch screen controller and ADC

– 3D advanced graphics acceleration

– JPEG baseline profile decoder

– 1 port USB 2.0 OTG with integrated

physical layer

– 2 SD/MMC, both bootable

– Three multichannel serial ports (I2S/TDM)

– SPDIF input interface

– C3 hardware reed-solomon decoder

– Sample rate converter

– Three 16-bit input capture/output compare

– Pulse width light modulator (PWL)

– Three autobaud UART

– Two synchronous serial port (SSP, SPI)

– Five 32-bit GPIO ports

automotive version

tray

Table 1.

Device summary

Order code

Qualification

grade

CPU freq.

CAN

STA2064N

Consumer

533 MHz

No

STA2064A

Automotive

533 MHz

1x

TFBGA289 (15x15x1.2mm)

www.st.com