数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

25LC080C 数据表(PDF) 12 Page - Microchip Technology

部件名 25LC080C
功能描述  8K-256K SPI Serial EEPROM High Temp Family Data Sheet
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

25LC080C 数据表(HTML) 12 Page - Microchip Technology

Back Button 25LC080C Datasheet HTML 8Page - Microchip Technology 25LC080C Datasheet HTML 9Page - Microchip Technology 25LC080C Datasheet HTML 10Page - Microchip Technology 25LC080C Datasheet HTML 11Page - Microchip Technology 25LC080C Datasheet HTML 12Page - Microchip Technology 25LC080C Datasheet HTML 13Page - Microchip Technology 25LC080C Datasheet HTML 14Page - Microchip Technology 25LC080C Datasheet HTML 15Page - Microchip Technology 25LC080C Datasheet HTML 16Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 24 page
background image
25LCXXX
DS22131C-page 12
Preliminary
© 2009 Microchip Technology Inc.
3.5
Read Status Register Instruction
(RDSR)
The Read Status Register instruction (RDSR) provides
access to the STATUS register. The STATUS register
may be read at any time, even during a write cycle. The
STATUS register is formatted as follows:
TABLE 3-2:
STATUS REGISTER
The Write-In-Process (WIP) bit indicates whether the
25LCXXX is busy with a write operation. When set to a
‘1’, a write is in progress, when set to a ‘0’, no write is
in progress. This bit is read-only.
The Write Enable Latch (WEL) bit indicates the status
of the write enable latch and is read-only. When set to
a ‘1’, the latch allows writes to the array, when set to a
‘0’, the latch prohibits writes to the array. The state of
this bit can always be updated via the WREN or WRDI
commands regardless of the state of write protection
on the STATUS register. These commands are shown
in Figure 3-4 and Figure 3-5.
The Block Protection (BP0 and BP1) bits indicate
which blocks are currently write-protected. These bits
are set by the user issuing the WRSR instruction. These
bits are nonvolatile, and are shown in Table 3-3.
See Figure 3-6 for the RDSR timing sequence.
FIGURE 3-6:
READ STATUS REGISTER TIMING SEQUENCE (RDSR)
7
654
3
2
1
0
W/R
–––
W/R
W/R
R
R
WPEN
X
X
X
BP1
BP0
WEL
WIP
W/R = writable/readable. R = read-only.
SO
SI
CS
9
1011
12131415
11
0
0
0
0
00
76
5
4
2
1
0
Instruction
Data from STATUS Register
High-Impedance
SCK
0
2
34
56
7
1
8
3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com