| 数据搜索系统,热门电子元器件搜索 |
|
MPC8533VTARJB 数据表(PDF) 35 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8533VTARJB 数据表(HTML) 35 Page - Freescale Semiconductor, Inc |
|
35 / 116 page ![]() MPC8533E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 3 Freescale Semiconductor 35 Enhanced Three-Speed Ethernet (eTSEC), MII Management Figure 18 shows the RGMII and RTBI AC timing and multiplexing diagrams. Figure 18. RGMII and RTBI AC Timing and Multiplexing Diagrams 8.5.5 RMII AC Timing Specifications This section describes the RMII transmit and receive AC timing specifications. 8.5.5.1 RMII Transmit AC Timing Specifications The RMII transmit AC timing specifications are in Table 33. Table 33. RMII Transmit AC Timing Specifications At recommended operating conditions with L/TVDD of 3.3 V ± 5% or 2.5 V ± 5%. Parameter/Condition Symbol1 Min Typ Max Unit Notes REF_CLK clock period tRMT 15.0 20.0 25.0 ns — REF_CLK duty cycle tRMTH 35 50 65 % — REF_CLK peak-to-peak jitter tRMTJ — — 250 ps — Rise time REF_CLK (20%–80%) tRMTR 1.0 — 2.0 ns — Fall time REF_CLK (80%–20%) tRMTF 1.0 — 2.0 ns — GTX_CLK tRGT tRGTH tSKRGT_TX TX_CTL TXD[8:5] TXD[7:4] TXD[9] TXERR TXD[4] TXEN TXD[3:0] (At Transmitter) TXD[8:5][3:0] TXD[7:4][3:0] TX_CLK (At PHY) RX_CTL RXD[8:5] RXD[7:4] RXD[9] RXERR RXD[4] RXDV RXD[3:0] RX_CLK (At PHY) tSKRGT_RX tSKRGT_RX tSKRGT_TX tRGTH tRGT GTX_CLK (At Receiver) RXD[8:5][3:0] RXD[7:4][3:0] |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |