数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8378CVRALDA 数据表(PDF) 84 Page - Freescale Semiconductor, Inc

部件名 MPC8378CVRALDA
功能描述  PowerQUICC??II Pro Processor Hardware Specifications
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8378CVRALDA 数据表(HTML) 84 Page - Freescale Semiconductor, Inc

Back Button MPC8378CVRALDA Datasheet HTML 80Page - Freescale Semiconductor, Inc MPC8378CVRALDA Datasheet HTML 81Page - Freescale Semiconductor, Inc MPC8378CVRALDA Datasheet HTML 82Page - Freescale Semiconductor, Inc MPC8378CVRALDA Datasheet HTML 83Page - Freescale Semiconductor, Inc MPC8378CVRALDA Datasheet HTML 84Page - Freescale Semiconductor, Inc MPC8378CVRALDA Datasheet HTML 85Page - Freescale Semiconductor, Inc MPC8378CVRALDA Datasheet HTML 86Page - Freescale Semiconductor, Inc MPC8378CVRALDA Datasheet HTML 87Page - Freescale Semiconductor, Inc MPC8378CVRALDA Datasheet HTML 88Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 126 page
background image
MPC8378E PowerQUICCII Pro Processor Hardware Specifications, Rev. 2
84
Freescale Semiconductor
High-Speed Serial Interfaces (HSSI)
Figure 59 shows the SerDes reference clock connection reference circuits for HCSL type clock driver. It
assumes that the DC levels of the clock driver chip is compatible with device SerDes reference clock
input’s DC requirement.
Figure 59. DC-Coupled Differential Connection with HCSL Clock Driver (Reference Only)
Figure 60 shows the SerDes reference clock connection reference circuits for LVDS type clock driver.
Since LVDS clock driver’s common mode voltage is higher than the device SerDes reference clock input’s
allowed range (100 to 400 mV), AC-coupled connection scheme must be used. It assumes the LVDS
output driver features a 50-
Ω termination resistor. It also assumes that the LVDS transmitter establishes its
own common mode level without relying on the receiver or other external component.
Figure 60. AC-Coupled Differential Connection with LVDS Clock Driver (Reference Only)
Figure 61 shows the SerDes reference clock connection reference circuits for LVPECL type clock driver.
Since LVPECL driver’s DC levels (both common mode voltages and output swing) are incompatible with
device SerDes reference clock input’s DC requirement, AC-coupling has to be used. Figure 61 assumes
50
Ω
50
Ω
SD
n_REF_CLK
SD
n_REF_CLK
Clock Driver
100
Ω differential PWB trace
Clock driver vendor dependent
source termination resistor
SerDes Refer.
CLK Receiver
Clock Driver
CLK_Out
CLK_Out
HCSL CLK Driver Chip
33
Ω
33
Ω
Total 50
Ω. Assume clock driver’s
output impedance is about 16
Ω.
MPC8378E
CLK_Out
50
Ω
50
Ω
SD
n_REF_CLK
SD
n_REF_CLK
Clock Driver
100
Ω differential PWB trace
SerDes Refer.
CLK Receiver
Clock Driver
CLK_Out
CLK_Out
LVDS CLK Driver Chip
10 nF
10 nF
MPC8378E



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com