| 数据搜索系统,热门电子元器件搜索 |
|
MPC8378CVRALDA 数据表(PDF) 109 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8378CVRALDA 数据表(HTML) 109 Page - Freescale Semiconductor, Inc |
|
109 / 126 page ![]() MPC8378E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2 Freescale Semiconductor 109 Clocking As described in Section 22, “Clocking,” The LBIUCM, DDRCM, and SPMF parameters in the reset configuration word low and the CFG_CLKIN_DIV configuration input signal select the ratio between the primary clock input (CLKIN or PCI_CLK) and the internal coherent system bus clock (csb_clk). Table 72 and Table 73 show the expected frequency values for the CSB frequency for select csb_clk to CLKIN/PCI_SYNC_IN ratios. The RCWL[SVCOD] denotes the system PLL VCO internal frequency as shown in Table 71. Table 70. System PLL Multiplication Factors RCWL[SPMF] System PLL Multiplication Factor 0000 Reserved 0001 Reserved 0010 × 2 0011 × 3 0100 × 4 0101 × 5 0110 × 6 0111–1111 × 7 to × 15 Table 71. System PLL VCO Divider RCWL[SVCOD] VCO Division Factor 00 4 01 8 10 2 11 1 Table 72. CSB Frequency Options for Host Mode CFG_CLKIN_DIV at Reset 1 SPMF csb_clk : Input Clock Ratio 2 Input Clock Frequency (MHz) 2 25 33.33 66.67 csb_clk Frequency (MHz) — High 0010 2 : 1 133 High 0011 3 : 1 100 — High 0100 4 : 1 100 133 — High 0101 5 : 1 125 167 — |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |