数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HT86B05 数据表(PDF) 28 Page - Holtek Semiconductor Inc

部件名 HT86B05
功能描述  Enhanced Voice 8-Bit MCU
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HOLTEK [Holtek Semiconductor Inc]
网页  http://www.holtek.com
标志 HOLTEK - Holtek Semiconductor Inc

HT86B05 数据表(HTML) 28 Page - Holtek Semiconductor Inc

Back Button HT86B05 Datasheet HTML 24Page - Holtek Semiconductor Inc HT86B05 Datasheet HTML 25Page - Holtek Semiconductor Inc HT86B05 Datasheet HTML 26Page - Holtek Semiconductor Inc HT86B05 Datasheet HTML 27Page - Holtek Semiconductor Inc HT86B05 Datasheet HTML 28Page - Holtek Semiconductor Inc HT86B05 Datasheet HTML 29Page - Holtek Semiconductor Inc HT86B05 Datasheet HTML 30Page - Holtek Semiconductor Inc HT86B05 Datasheet HTML 31Page - Holtek Semiconductor Inc HT86B05 Datasheet HTML 32Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 79 page
background image
HT86BXX/HT86BRXX
Rev. 1.60
28
October 20, 2009
Because the TBLH register is a read-only register and
cannot be restored, care should be taken to ensure its
protection if both the main routine and Interrupt Service
Routine use table read instructions. If using the table
read instructions, the Interrupt Service Routines may
change the value of the TBLH and subsequently cause
errors if used again by the main routine. As a rule it is
recommended that simultaneous use of the table read
instructions should be avoided. However, in situations
where simultaneous use cannot be avoided, the inter-
rupts should be disabled prior to the execution of any
main routine table-read instructions. Note that all table
related instructions require two instruction cycles to
complete their operation.
Instruction
Table Location
*12
*11
*10
*9
*8
*7
*6
*5
*4
*3
*2
*1
*0
TABRDC [m]
P12
P11
P10
P9
P8
@7
@6
@5
@4
@3
@2
@1
@0
TABRDL [m]
11111
@7
@6
@5
@4
@3
@2
@1
@0
Table Location
Note:
*12~*0: Current Program ROM table
P12~P8: Write P12~P8 to TBHP pointer register
@7~@0: Write @7~@0 to TBLP pointer register
Data Memory
The Data Memory is a volatile area of 8-bit wide RAM in-
ternal memory and is the location where temporary in-
formation is stored. Divided into two sections, the first of
these is an area of RAM where special function registers
are located. These registers have fixed locations and
are necessary for correct operation of the device. Many
of these registers can be read from and written to di-
rectly under program control, however, some remain
protected from user manipulation. The second area of
RAM Data Memory is reserved for general purpose use.
All locations within this area are read and write accessi-
ble under program control.
Organization
The Data Memory is subdivided into two banks, known
as Bank 0 and Bank 1, all of which are implemented in
8-bit wide RAM. Most of the RAM Data Memory is lo-
cated in Bank 0 which is also subdivided into two sec-
tions, the Special Purpose Data Memory and the
General Purpose Data Memory. The length of these
sections is dictated by the type of microcontroller cho-
sen. The start address of the RAM Data Memory for all
devices is the address
²00H², and the last Data Memory
address is
²FFH². Registers which are common to all
microcontrollers, such as ACC, PCL, etc., have the
same Data Memory address.
General Purpose Data Memory
All microcontroller programs require an area of
read/write memory where temporary data can be stored
and retrieved for use later. It is this area of RAM memory
that is known as General Purpose Data Memory. This
area of Data Memory is fully accessible by the user pro-
gram for both read and write operations. By using the
S p e c i a l P u r p o s e
D a t a M e m o r y
0 0 H
F F H
2 D H
G e n e r a l P u r p o s e
D a t a M e m o r y
( 1 9 2 B y t e s )
H T 8 6 B 0 5 / H T 8 6 B 1 0
H T 8 6 B R 1 0 / H T 8 6 B 2 0
H T 8 6 B 3 0 / H T 8 6 B R 3 0
: U n k n o w n
0 0 H
4 0 H
F F H
3 9 H
S p e c i a l P u r p o s e
D a t a M e m o r y
G e n e r a l P u r p o s e
D a t a M e m o r y
( 1 9 2 B y t e s )
4 0 H
H T 8 6 B 4 0 / H T 8 6 B 5 0
H T 8 6 B 6 0 / H T 8 6 B R 6 0
H T 8 6 B 7 0 / H T 8 6 B 8 0
H T 8 6 B 9 0
B a n k 1
B a n k 1
M e m o r y
4 0 H
F F H
B a n k 0
RAM Data Memory Structure
- Bank 0, Bank1
Note: Most of the RAM Data Memory bits can be directly manipulated using the
²SET [m].i² and ²CLR [m].i² instruc-
tions with the exception of a few dedicated bits. The RAM Data Memory can also be accessed through the
Memory Pointer registers MP0 and MP1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com