MPC8544EBVTALF datasheet(108/120 Pages) FREESCALE

108 / 120 page

MPC8544E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 3

108

Freescale Semiconductor

System Design Information

level should always be equivalent to VDD, and preferably these voltages will be derived directly from VDD

through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to

provide independent filter circuits per PLL power supply as illustrated in Figure 65, one to each of the

AVDD pins. By providing independent filters to each PLL the opportunity to cause noise injection from

one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz

range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL).

Consistent with the recommendations of Dr. Howard Johnson in High Speed Digital Design: A Handbook

of Black Magic (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a

single large value capacitor.

Each circuit should be placed as close as possible to the specific AVDD pin being supplied to minimize

noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AVDD

pin, which is on the periphery of 783 FC-PBGA the footprint, without the inductance of vias.

Figure 65 shows the PLL power supply filter circuit.

Figure 65. MPC8544E PLL Power Supply Filter Circuit

The AVDD_SRDSn signals provide power for the analog portions of the SerDes PLL. To ensure stability

of the internal clock, the power supplied to the PLL is filtered using a circuit similar to the one shown in

Figure 66. For maximum effectiveness, the filter circuit is placed as closely as possible to the

AVDD_SRDSn balls to ensure it filters out as much noise as possible. The ground connection should be

near the AVDD_SRDSn balls. The 0.003-µF capacitor is closest to the balls, followed by the 1-µF

capacitor, and finally the 1-

Ω resistor to the board supply plane. The capacitors are connected from

AVDD_SRDSn to the ground plane. Use ceramic chip capacitors with the highest possible self-resonant

frequency. All traces should be kept short, wide, and direct.

Figure 66. SerDes PLL Power Supply Filter Circuit

Note the following:

•AVDD_SRDS should be a filtered version of SVDD.

•

Signals on the SerDes interface are fed from the XVDD power plane.

VDD

AVDD

2.2 µF

GND

Low ESL Surface Mount Capacitors

2.2 µF1

0.003 µF

GND

1.0

AVDD_SRDS

Note:

1. An 0805 sized capacitor is recommended for system initial bring-up.

SVDD

2.2 µF1

MPC8544EBVTALF 数据表(PDF) 108 Page - Freescale Semiconductor, Inc

MPC8544EBVTALF 数据表(HTML) 108 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载