PPC5632MF0MMGA4 datasheet(55/118 Pages) FREESCALE

55 / 118 page

Pinout and signal description

MPC5634M Microcontroller Data Sheet, Rev. 4

Preliminary—Subject to Change Without Notice

Freescale Semiconductor

NMI

SIU - External Interrupts Non-Maskable Interrupt

GPIO[n]

SIU - GPIO

Configurable general purpose I/O pins. Each GPIO input and

output is separately controlled by an 8-bit input (GPDI) or output

(GPDO) register. Additionally, each GPIO pins is configured

using a dedicated SIU_PCR register.

The GPIO pins are generally multiplexed with other I/O pin

functions.

RESET

SIU - Reset

The RESET pin is an active low input. The RESET pin is

asserted by an external device during a power-on or external

reset. The internal reset signal asserts only if the RESET pin

asserts for 10 clock cycles. Assertion of the RESET pin while the

device is in reset causes the reset cycle to start over.

The RESET pin has a glitch detector which detects spikes

greater than two clock cycles in duration that fall below the switch

point of the input buffer logic of the VDDEH input pins. The switch

point lies between the maximum VIL and minimum VIH

specifications for the VDDEH input pins.

RSTOUT

SIU - Reset

The RSTOUT pin is an active low output that uses a push/pull

configuration. The RSTOUT pin is driven to the low state by the

MCU for all internal and external reset sources. There is a delay

between initiation of the reset and the assertion of the RSTOUT

pin.

Table 5. Signal details (continued)

Signal

Module or Function

Description

PPC5632MF0MMGA4 数据表(PDF) 55 Page - Freescale Semiconductor, Inc

PPC5632MF0MMGA4 数据表(HTML) 55 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载