数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS1536 数据表(PDF) 6 Page - ams AG

部件名 AS1536
功能描述  12-Bit, Single Supply, Low-Power, 73ksps A/D Converters
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSCO [ams AG]
网页  http://www.ams.com
标志 AMSCO - ams AG

AS1536 数据表(HTML) 6 Page - ams AG

Back Button AS1536 Datasheet HTML 2Page - ams AG AS1536 Datasheet HTML 3Page - ams AG AS1536 Datasheet HTML 4Page - ams AG AS1536 Datasheet HTML 5Page - ams AG AS1536 Datasheet HTML 6Page - ams AG AS1536 Datasheet HTML 7Page - ams AG AS1536 Datasheet HTML 8Page - ams AG AS1536 Datasheet HTML 9Page - ams AG AS1536 Datasheet HTML 10Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 21 page
background image
www.austriamicrosystems.com
Revision 1.01
7 - 22
AS1536/AS1537
Datasheet - E l e c t r i c a l C h a r a c t e r i s t i c s
Digital Inputs: SCLK, SHDNN, CSN
VIH
SCLK, CSN Input High Voltage
0.7x
VDD
V
VIL
SCLK, CSN Input Low Voltage
0.3x
VDD
V
VHYST
SCLK, CSN Input Hysteresis
0.2
V
IIN
SCLK, CSN Input Leakage
VIN = 0V or VDD
±0.01
±1
µA
CIN
SCLK, CSN Input Capacitance
7
15
pF
VSH
SHDNN Input High Voltage
VDD -
0.4
V
VSL
SHDNN Input Low Voltage
0.4
V
SHDNN Input Current
SHDNN = 0V or VDD
±4.0
µA
VSM
SHDNN Input Mid Voltage
1.1
VDD -
1.1
V
VFLT
SHDNN Voltage, Floating
SHDNN = float
VDD/2
V
SHDNN Max Allowed Leakage,
Mid Input
SHDNN = float
±50
nA
Digital Output: DOUT
VOL
Output Voltage Low
ISINK = 5mA
0.4
V
ISINK = 16mA
0.8
VOH
Output Voltage High
ISOURCE = 0.5mA
VDD -
0.5
V
IL
Tri-State Leakage Current
CSN = VDD
±0.01
±10
µA
COUT
Tri-State Output Capacitance
CSN = VDD
7
15
pF
Power Requirements
VDD
Supply Voltage
2.7
5.25
V
IDD
Supply Current
Int. Reference (AS1536), VDD = 3.6V
1.4
2.0
mA
Int. Reference (AS1536), VDD = 5.25V
1.6
2.3
External Reference, VDD = 3.6V
1.0
1.4
External Reference, VDD = 5.25V
1.2
1.7
Shutdown mode, VDD = 3.6V
0.3
2
µA
Shutdown mode, VDD = 5.25V
0.6
4
PSR
Power-Supply Rejection
8
VDD = VDDMIN to VDDMAX,
full-scale input
±1
mV
1. Tested at VDD = +2.7V.
2. Relative accuracy is the deviation of the analog value at any code from its theoretical value after the full-scale
range and offset have been calibrated.
3. Offset nulled.
4. Achievable with standard timing (see Figure 25 on page 14).
5. Sample tested at 0.1% AQL.
6. External load should not change during conversion for specified accuracy.
7. Guaranteed by design; not subject to production testing.
8. Measured as [VFS(VDDMIN) - VFS(VDDMAX)] with external reference.
Table 3. Electrical Characteristics (Continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Units



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com