数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

DM6580E 数据表(PDF) 27 Page - Davicom Semiconductor, Inc.

部件名 DM6580E
功能描述  V.90 Integrated Data/ Fax/Voice/Speakerphone Modem Device Single Chip with Memory Built in
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  DAVICOM [Davicom Semiconductor, Inc.]
网页  http://www.davicom.com.tw
标志 DAVICOM - Davicom Semiconductor, Inc.

DM6580E 数据表(HTML) 27 Page - Davicom Semiconductor, Inc.

Back Button DM6580E Datasheet HTML 23Page - Davicom Semiconductor, Inc. DM6580E Datasheet HTML 24Page - Davicom Semiconductor, Inc. DM6580E Datasheet HTML 25Page - Davicom Semiconductor, Inc. DM6580E Datasheet HTML 26Page - Davicom Semiconductor, Inc. DM6580E Datasheet HTML 27Page - Davicom Semiconductor, Inc. DM6580E Datasheet HTML 28Page - Davicom Semiconductor, Inc. DM6580E Datasheet HTML 29Page - Davicom Semiconductor, Inc. DM6580E Datasheet HTML 30Page - Davicom Semiconductor, Inc. DM6580E Datasheet HTML 31Page - Davicom Semiconductor, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 48 page
background image
DM562P
V.90 Integrated Data/ Fax/Voice/Speakerphone
Modem Device Single Chip with Memory Built in
Final
27
Command Register Definition:
15
10
987
654
3
21
0
Reserved
R/W
0
R/W
0
0
R/W
R/W
R/W
0
0
Parity Error Response Enable/Disable
I/O Space Access Enable/Disable
Memory Space Access Enable/Disable
Master Device Capability Enable/Disable
SERR# Driver Enable/Disable
Mast Mode Fast Back-To-Back
Address/Data Steeping
VGA Palette snoop
Special Cycle
Memory Write and Invalid
Bit
Default
Type
Description
15:10
000000
RO
Reserved
9
0
RO
Master Fast Back-to-back Mode (0 For No Support)
The DM6588 does not support master mode fast back-to-back capability
and will not generate fast back-to-back cycles.
8
0
RW
SERR# Driver Enable/Disable
This bit controls the assertion of SERR# signal output. The SERR# output
will be asserted on detection of an address parity error and if both this bit
and bit 6 are set.
7
0
RO
Address/Data Stepping (0 For No Stepping)
6
0
RW
Parity Error Response Enable/Disable
Setting this bit will enable the DM6588 to assert PERR# on the detection of
a data parity error and to assert SERR# for reporting address parity error.
5
0
RO
VGA Palette Snooping (0 For No Support)
4
0
RO
Memory Write and Invalid (0 For No Support)
3
0
RO
Special Cycles (0 For No Implementation)
2
0
RW
Master Device Capability Enable/Disable
The DM6588 will never support the function.
1
0
RW
Memory Space Access Enable/Disable
The DM6588 will never support the function.
0
1
RW
I/O Space Access Enable/Disable
This bit controls the ability of I/O space access.
Version: DM562P-DS-F01
February 02, 2004



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com