数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

WM8191 数据表(PDF) 8 Page - Wolfson Microelectronics plc

部件名 WM8191
功能描述  14-bit 6MSPS CIS/CCD Analogue Front End/Digitiser
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8191 数据表(HTML) 8 Page - Wolfson Microelectronics plc

Back Button WM8191 Datasheet HTML 4Page - Wolfson Microelectronics plc WM8191 Datasheet HTML 5Page - Wolfson Microelectronics plc WM8191 Datasheet HTML 6Page - Wolfson Microelectronics plc WM8191 Datasheet HTML 7Page - Wolfson Microelectronics plc WM8191 Datasheet HTML 8Page - Wolfson Microelectronics plc WM8191 Datasheet HTML 9Page - Wolfson Microelectronics plc WM8191 Datasheet HTML 10Page - Wolfson Microelectronics plc WM8191 Datasheet HTML 11Page - Wolfson Microelectronics plc WM8191 Datasheet HTML 12Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 27 page
background image
WM8191
Advanced Information
WOLFSON MICROELECTRONICS LTD
AI Rev 3.1 April 2001
8
OEB
OP[13:0]
t
PZE
Hi-Z
t
PEZ
Hi-Z
Figure 3 Output Data Enable Timing
Test Conditions
AVDD1 = AVDD2 = DVDD1 = 4.75 to 5.25V, DVDD2 = DVDD3 = 2.97 to 3.63V, AGND = DGND = 0V, TA = 0 to 70
°C,
MCLK = 12MHz unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
Output propagation delay
tPD
IOH = 1mA, IOL = 1mA
75
ns
Output enable time
tPZE
50
ns
Output disable time
tPEZ
25
ns
SERIAL INTERFACE
Figure 4 Serial Interface Timing
Test Conditions
AVDD1 = AVDD2 = DVDD1 = 4.75 to 5.25V, DVDD2 = DVDD3 = 2.97 to 3.63V, AGND = DGND = 0V, TA = 0 to 70
°C,
MCLK = 12MHz unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
SCK period
tSPER
83.3
ns
SCK high
tSCKH
37.5
ns
SCK low
tSCKL
37.5
ns
SDI set-up time
tSSU
10
ns
SDI hold time
tSH
10
ns
SCK to SEN set-up time
tSCE
20
ns
SEN to SCK set-up time
tSEC
20
ns
SEN pulse width
tSEW
50
ns
SEN low to SDO = Register data
tSERD
35
ns
SCK low to SDO = Register data
tSCRD
35
ns
SCK low to SDO = ADC data
tSCADC
25
ns
Note:
Parameters are measured at 50% of the rising/falling edge.
SCK
SDI
SEN
SDO
t
SPER
t
SCKL
t
SCKH
t
SSU
t
SH
t
SCE
t
SEW
t
SEC
t
SERD
t
SCRD
MSB
LSB
t
SCRDZ
ADC DATA
ADC
DATA
REGISTER DATA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com