CS43L22 datasheet(39/66 Pages) CIRRUS

39 / 66 page

DS792F2

CS43L22

Confidential Draft

3/4/10

7.4.2

Speed Mode

Configures the speed mode of the DAC in Slave Mode and sets the appropriate MCLK divide ratio for

LRCK and SCLK in Master Mode.

Notes:

Slave/Master Mode is determined by the M/S bit in “Master/Slave Mode” on page 40.

Certain sample and MCLK frequencies require setting the SPEED[1:0] bits, the 32k_GROUP bit

(“32kHz Sample Rate Group” on page 39) and/or the VIDEOCLK bit (“27 MHz Video Clock” on

page 39) and RATIO[1:0] bits (“Internal MCLK/LRCK Ratio” on page 39). Low sample rates may also

affect dynamic range performance in the typical audio band. Refer to the referenced application for

more information.

These bits are ignored when the AUTO bit (“Auto-Detect” on page 38) is enabled.

7.4.3

32kHz Sample Rate Group

Specifies whether or not the input/output sample rate is 8 kHz, 16 kHz or 32 kHz.

7.4.4

27 MHz Video Clock

Specifies whether or not the external MCLK frequency is 27 MHz

7.4.5

Internal MCLK/LRCK Ratio

Configures the internal MCLK/LRCK ratio.

SPEED[1:0]

Slave Mode

Master Mode

Serial Port Speed

MCLK/LRCK Ratio

SCLK/LRCK Ratio

Double-Speed Mode (DSM - 50 kHz -100 kHz Fs)

512

Single-Speed Mode (SSM - 4 kHz -50 kHz Fs)

256

Half-Speed Mode (HSM - 12.5kHz -25 kHz Fs)

128

Quarter-Speed Mode (QSM - 4 kHz -12.5 kHz Fs)

128

Application:

“Serial Port Clocking” on page 29

32kGROUP

8 kHz, 16 kHz or 32 kHz sample rate?

1Yes

Application:

“Serial Port Clocking” on page 29

VIDEOCLK

27 MHz MCLK?

1Yes

Application:

“Serial Port Clocking” on page 29

RATIO[1:0]

Internal MCLK Cycles per LRCK

SCLK/LRCK Ratio in Master Mode

128

125

132

136

Application:

“Serial Port Clocking” on page 29

CS43L22 数据表(PDF) 39 Page - Cirrus Logic

CS43L22 数据表(HTML) 39 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载

链接网址

CS43L22 数据表(PDF) 39 Page - Cirrus Logic

CS43L22 数据表(HTML) 39 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表 下载

链接网址

数据表下载