ADP1715ARMZ-R7 datasheet(74/75 Pages) AD

74 / 75 page

ndex

I-2

ADSP-BF506F EZ-KIT Lite Evaluation System Manual

general-purpose IO pins (GPIO), 1-10, 2-9,

2-15

general-purpose push buttons (PB0-1), 1-10

installation, of this EZ-KIT Lite, 1-3

internal flash memory interface, 1-8

IO voltage, 2-2

JTAG

interface, 1-10

connector (P1), 1-4, 1-10, 2-17

jumpers

diagram of locations, 2-11

JP1 (SPI flash enable), 2-11

JP2 (voltage reference select), 2-12

JP3 (VDDEXT power), 2-12

JP4 (VDDINT power), 2-12

JP5 (VDDFLASH power), 2-12

JP6 (ADC voltage ref), 2-13

LEDs

diagram of locations, 2-14

LED1 (reset), 2-15

LED2-4 (PF0-2), 1-10, 2-15

LED5 (power), 2-15

LED8 (reset), 2-15

license restrictions, x, 1-7

Media Instruction Set Computing (MISC), ix

memory map, of this EZ-KIT Lite, 1-7

Micro Signal Architecture (MSA), ix

notation conventions, xviii

package contents, 1-2

PF0-2 (IO) signals, 2-3, 2-15

PF3-15 signals, 2-3

PG0-15 signals, 2-5

PH0-2 signals, 2-6

power

connector (P9), 1-4, 2-19

LED (LED5), 2-15

measurements, 1-12

power-on-self test (POST), 1-9

programmable flag (PF)

inputs PF3-4, 1-10

push buttons (SW7-8), 2-10

Reduced Instruction Set Computing (RISC), ix

reset

LEDs (LED1), 2-15

push button (SW6), 2-9

restriction, of the evaluation license, 1-7

RS-232 connector (J1), 2-17

schematic, of ADSP-BF506F EZ-KIT Lite, B-1

SD connector (J3), 2-17

SPI flash memory

interface, 1-9

CS enable jumper (JP1), 2-11

SRAM memory, 1-7

ADP1715ARMZ-R7 数据表(PDF) 74 Page - Analog Devices

ADP1715ARMZ-R7 数据表(HTML) 74 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

数据表下载