www.ti.com

I

SDA

SCL

S

P

Start Condition

Stop Condition

SDA

SCL

Data Line

Change

TCA6507

WITH INTENSITY CONTROL AND SHUTDOWN

SCPS164B – MAY 2007 – REVISED NOVEMBER 2007

connected to a positive supply through a pullup resistor when connected to the output stages of a device. Data

transfer may be initiated only when the bus is not busy.

the SDA input/output while the SCL input is high (see Figure 2). After the Start condition, the device address byte

is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK)–a low on the SDA

input/output during the high of the ACK-related clock pulse.

stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control

commands (Start or Stop) (see Figure 3).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the

master (see Figure 2).

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop

conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before

the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK

clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see

Figure 4). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly,

the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold

times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after

the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high.

In this event, the transmitter must release the data line to enable the master to generate a Stop condition.

Figure 2. Definition of Start and Stop Conditions

Figure 3. Bit Transfer

Copyright © 2007, Texas Instruments Incorporated

Submit Documentation Feedback

5

Product Folder Link(s): TCA6507