LPC2129 datasheet(15/44 Pages) NXP

15 / 44 page

LPC2109_2119_2129_6

Product data sheet

Rev. 06 — 10 December 2007

15 of 44

NXP Semiconductors

LPC2109/2119/2129

Single-chip 16/32-bit microcontrollers

6.8 10-bit ADC

The LPC2109/2119/2129 each contain a single 10-bit successive approximation ADC with

four multiplexed channels.

6.8.1 Features

• Measurement range of 0 V to 3 V.

• Capable of performing more than 400000 10-bit samples per second.

• Burst conversion mode for single or multiple inputs.

• Optional conversion on transition on input pin or Timer Match signal.

6.8.2 ADC features available in LPC2109/2119/2129/01 only

• Every analog input has a dedicated result register to reduce interrupt overhead.

• Every analog input can generate an interrupt once the conversion is completed.

• The ADC pads are 5 V tolerant when conﬁgured for digital I/O function(s).

6.9 CAN controllers and acceptance ﬁlter

The LPC2119 and LPC2129 each contain two CAN controllers, while the LPC2109 has

one CAN controller. The CAN is a serial communications protocol which efﬁciently

supports distributed real-time control with a very high level of security. Its domain of

application ranges from high-speed networks to low-cost multiplex wiring.

6.9.1 Features

• Data rates up to 1 Mbit/s on each bus.

• 32-bit register and RAM access.

• Compatible with CAN speciﬁcation 2.0B, ISO 11898-1.

• Global Acceptance Filter recognizes 11-bit and 29-bit Rx identiﬁers for all CAN buses.

• Acceptance Filter can provide FullCAN-style automatic reception for selected

Standard identiﬁers.

6.10 UARTs

The LPC2109/2119/2129 each contain two UARTs. In addition to standard transmit and

receive data lines, the UART1 also provides a full modem control handshake interface.

6.10.1 Features

• 16 B Receive and Transmit FIFOs.

• Register locations conform to 16C550 industry standard.

• Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.

• Built-in fractional baud rate generator covering wide range of baud rates without a

need for external crystals of particular values.

• Transmission FIFO control enables implementation of software (XON/XOFF) ﬂow

control on both UARTs.

LPC2129 数据表(PDF) 15 Page - NXP Semiconductors

LPC2129 数据表(HTML) 15 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表下载