数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LPC2104FBD48/01 数据表(PDF) 16 Page - NXP Semiconductors

部件名 LPC2104FBD48/01
功能描述  Single-chip 32-bit microcontrollers; 128 kB ISP/IAP flash with 16/32/64 kB RAM
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

LPC2104FBD48/01 数据表(HTML) 16 Page - NXP Semiconductors

Back Button LPC2104FBD48/01 Datasheet HTML 12Page - NXP Semiconductors LPC2104FBD48/01 Datasheet HTML 13Page - NXP Semiconductors LPC2104FBD48/01 Datasheet HTML 14Page - NXP Semiconductors LPC2104FBD48/01 Datasheet HTML 15Page - NXP Semiconductors LPC2104FBD48/01 Datasheet HTML 16Page - NXP Semiconductors LPC2104FBD48/01 Datasheet HTML 17Page - NXP Semiconductors LPC2104FBD48/01 Datasheet HTML 18Page - NXP Semiconductors LPC2104FBD48/01 Datasheet HTML 19Page - NXP Semiconductors LPC2104FBD48/01 Datasheet HTML 20Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 41 page
background image
LPC2104_2105_2106_7
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 07 — 20 June 2008
16 of 41
NXP Semiconductors
LPC2104/2105/2106
Single-chip 32-bit microcontrollers
6.9 General purpose parallel I/O
Device pins that are not connected to a specific peripheral function are controlled by the
GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate
registers allow setting or clearing any number of outputs simultaneously. The value of the
output register may be read back, as well as the current state of the port pins.
6.9.1 Features
Direction control of individual bits.
Separate control of output set and clear.
All I/O default to inputs after reset.
6.9.2 Features added with the Fast GPIO set of registers available on
LPC2104/2105/2106/01 only
Fast GPIO registers are relocated to the ARM local bus for the fastest possible I/O
timing, enabling port pin toggling up to 3.5 times faster than earlier LPC2000 devices.
Mask registers allow treating sets of port bits as a group, leaving other bits
unchanged.
All Fast GPIO registers are byte addressable.
Entire port value can be written in one instruction.
Ports are accessible via either the legacy group of registers (GPIOs) or the group of
registers providing accelerated port access (Fast GPIOs).
6.10 UARTs
The LPC2104/2105/2106 each contain two UARTs. One UART provides a full modem
control handshake interface, the other provides only transmit and receive data lines.
6.10.1 Features
16 byte Receive and Transmit FIFOs
Register locations conform to 16C550 industry standard
Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B
Built-in baud rate generator
25:24
P0.28
0
0
GPIO Port 0.28
0
0
1
TMS
27:26
P0.29
0
0
GPIO Port 0.29
0
0
1
TCK
29:28
P0.30
0
0
GPIO Port 0.30
0
0
1
TDI
31:30
P0.31
0
0
GPIO Port 0.31
0
0
1
TDO
Table 7.
Pin function select register 1 (PINSEL1 - 0xE002 C004) …continued
PINSEL1
Pin name
Value
Function
Value after
reset



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com