数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

L99PD08 数据表(PDF) 30 Page - STMicroelectronics

部件名 L99PD08
功能描述  SPI control diagnosis interface device for VIPower M0-5 and M0-5E high side drivers
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

L99PD08 数据表(HTML) 30 Page - STMicroelectronics

Back Button L99PD08 Datasheet HTML 26Page - STMicroelectronics L99PD08 Datasheet HTML 27Page - STMicroelectronics L99PD08 Datasheet HTML 28Page - STMicroelectronics L99PD08 Datasheet HTML 29Page - STMicroelectronics L99PD08 Datasheet HTML 30Page - STMicroelectronics L99PD08 Datasheet HTML 31Page - STMicroelectronics L99PD08 Datasheet HTML 32Page - STMicroelectronics L99PD08 Datasheet HTML 33Page - STMicroelectronics L99PD08 Datasheet HTML 34Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 41 page
background image
SPI
L99PD08
30/41
Doc ID 15872 Rev 3
Note:
If a channel is in ON-state (ON_OFF reg = ‘1’), the corresponding DEV_TYPE register is
write protected.
1
0
max time for serving the CSN set to 200ms
1
1
max time for serving the CSN set to 400ms
Table 26.
ON_OFF register, hex01 (RW-Type)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
CH7
CH6
CH5
CH4
CH3
CH2
CH1
CH0
CHx
0 Ox channel is switched off (default)
1 Ox channel is switched on
CHx
Output Ox
Table 27.
DEV_TYPE register, hex02 (RW-Type)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
CH7
CH6
CH5
CH4
CH3
CH2
CH1
CH0
CHx 0
Digital device is connected to device output (default)
1
Analog device is connected to device output
Table 28.
PWM_EN register, hex03 (RW-Type)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
CH7
CH6
CH5
CH4
CH3
CH2
CH1
CH0
CHx 0
If OUTx in ON_OFF register is 1, OUTx is switched in steady state mode (default)
1
If OUTx in ON_OFF register is 1, OUTx is switched in PWM mode
CHx Enables PWM mode on output Ox
Table 29.
CLK_SEL register, hex04 (RW-Type)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
CH7
CH6
CH5
CH4
CH3
CH2
CH1
CH0
CHx 0
The external clock source signal CLK_IN0 is selected for internal generation of
PWM signal for OUTx channel. The PWM period is the received clock signal
divided by 256 (default).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com