数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

L99PD08 数据表(PDF) 35 Page - STMicroelectronics

部件名 L99PD08
功能描述  SPI control diagnosis interface device for VIPower M0-5 and M0-5E high side drivers
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

L99PD08 数据表(HTML) 35 Page - STMicroelectronics

Back Button L99PD08 Datasheet HTML 31Page - STMicroelectronics L99PD08 Datasheet HTML 32Page - STMicroelectronics L99PD08 Datasheet HTML 33Page - STMicroelectronics L99PD08 Datasheet HTML 34Page - STMicroelectronics L99PD08 Datasheet HTML 35Page - STMicroelectronics L99PD08 Datasheet HTML 36Page - STMicroelectronics L99PD08 Datasheet HTML 37Page - STMicroelectronics L99PD08 Datasheet HTML 38Page - STMicroelectronics L99PD08 Datasheet HTML 39Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 41 page
background image
L99PD08
SPI
Doc ID 15872 Rev 3
35/41
Note:
If a digital device and no detailed diagnosis is selected, also ambiguous failures are
reflected in this register (channel is turned off if ASDT is selected).
Note:
1
In digital mode, the OL failure can not be cleared in off-state when detailed diagnosis is
disabled. To clear the OL bit, the detailed diagnosis has to be enabled or the failure has to
be removed and cleared in on-state.
2
If a digital device and no detailed diagnosis is selected, also ambiguous failures are
reflected in this register.
Table 41.
AUX_STATUS Registers, hex2F (RC-Type)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
-
-
CS_time50% CS_timeout
-
-
CLK_IN1
Warm
CLK_IN0
Warm
CLK_IN0 Warn, CLK_IN1 Warn: the corresponding warn bit is set when the input frequency
is below 5kHz (fPWMmin_set = 19 Hz) and reset when the frequency is above 7 kHz
fPWMmin_reset = 28 Hz. The hysteresis was implemented not to get a flickering on the PWM
output. If the warn bit is set the PWM is generated by an internally generated signal
(f = 122 Hz). The warn bit does not set the global error flag.
CLK_INx Warn 0
input clock frequency fCLK_INx > 7 kHz.
1
input clock frequency fCLK_INx < 5 kHz (fPWMmin < 19 Hz). The internal
generated PWM clock signal is used.
CS_timeout
this bit is set when a CS-timeout occurred. It has to be cleared by a clear
command (Op code b10)
CS_time50%
this bit is set when 50% of the CS-timeout time is reached.
Table 42.
OT_FAULT Registers, hex30 (RC-Type)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
CH7
CH6
CH5
CH4
CH3
CH2
CH1
CH0
CHx
0 on channel CHx wasn’t detected dedicated failure
1 on channel CHx was detected dedicated failure
Table 43.
OL_FAULT Registers, hex31 (RC-Type)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
CH7
CH6
CH5
CH4
CH3
CH2
CH1
CH0
CHx
0 on channel CHx wasn’t detected dedicated failure
1 on channel CHx was detected dedicated failure



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com