M24LR64-R datasheet(31/126 Pages) STMICROELECTRONICS

31 / 126 page

M24LR64-R

I2C device operation

Doc ID 15170 Rev 9

31/126

5.6

Write operations

Following a Start condition the bus master sends a device select code with the Read/Write

bit (RW) reset to 0. The device acknowledges this, as shown in Figure 11, and waits for two

address bytes. The device responds to each address byte with an acknowledge bit, and

then waits for the data byte.

Writing to the memory may be inhibited if the I2C_Write_Lock bit = 1. A Write instruction

issued with the I2C_Write_Lock bit = 1 and with no I2C_Password presented, does not

modify the memory contents, and the accompanying data bytes are not acknowledged, as

shown in Figure 10.

Each data byte in the memory has a 16-bit (two byte wide) address. The most significant

byte (Table 3) is sent first, followed by the least significant byte (Table 4). Bits b15 to b0 form

the address of the byte in memory.

When the bus master generates a Stop condition immediately after the Ack bit (in the “10th

bit” time slot), either at the end of a Byte Write or a Page Write, the internal write cycle is

triggered. A Stop condition at any other time slot does not trigger the internal write cycle.

After the Stop condition, the delay tW, and the successful completion of a Write operation,

the device’s internal address counter is incremented automatically, to point to the next byte

address after the last one that was modified.

During the internal write cycle, Serial Data (SDA) is disabled internally, and the device does

not respond to any requests.

5.7

Byte Write

After the device select code and the address bytes, the bus master sends one data byte. If

the addressed location is write-protected by the I2C_Write_Lock bit (= 1), the device replies

with NoAck, and the location is not modified. If, instead, the addressed location is not Write-

protected, the device replies with Ack. The bus master terminates the transfer by generating

a Stop condition, as shown in Figure 11.

5.8

Page Write

The Page Write mode allows up to 4 bytes to be written in a single Write cycle, provided that

they are all located in the same “row” in the memory: that is, the most significant memory

address bits (b12-b2) are the same. If more bytes are sent than will fit up to the end of the

row, a condition known as ‘roll-over’ occurs. This should be avoided, as data starts to

become overwritten in an implementation dependent way.

The bus master sends from 1 to 4 bytes of data, each of which is acknowledged by the

device if the I2C_Write_Lock bit = 0 or the I2C_Password was correctly presented. If the

I2C_Write_Lock_bit = 1 and the I2C_password is not presented, the contents of the

addressed memory location are not modified, and each data byte is followed by a NoAck.

After each byte is transferred, the internal byte address counter (inside the page) is

incremented. The transfer is terminated by the bus master generating a Stop condition.

M24LR64-R 数据表(PDF) 31 Page - STMicroelectronics

M24LR64-R 数据表(HTML) 31 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载