| 数据搜索系统,热门电子元器件搜索 |
|
SC102205 数据表(PDF) 65 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
SC102205 数据表(HTML) 65 Page - Freescale Semiconductor, Inc |
|
65 / 140 page ![]() Device User Guide — 9S12DT128DGV2/D V02.17 65 Freescale Semiconductor 2.3.6 PAD[15] / AN1[7] / ETRIG1 — Port AD Input Pin [15] PAD15 is a general purpose input pin and analog input of the analog to digital converter ATD1. It can act as an external trigger input for the ATD1. 2.3.7 PAD[14:8] / AN1[6:0] — Port AD Input Pins [14:8] PAD14 - PAD8 are general purpose input pins and analog inputs of the analog to digital converter ATD1. 2.3.8 PAD[7] / AN0[7] / ETRIG0 — Port AD Input Pin [7] PAD7 is a general purpose input pin and analog input of the analog to digital converter ATD0. It can act as an external trigger input for the ATD0. 2.3.9 PAD[6:0] / AN0[6:0] — Port AD Input Pins [6:0] PAD6 - PAD8 are general purpose input pins and analog inputs of the analog to digital converter ATD0. 2.3.10 PA[7:0] / ADDR[15:8] / DATA[15:8] — Port A I/O Pins PA7-PA0 are general purpose input or output pins. In MCU expanded modes of operation, these pins are used for the multiplexed external address and data bus. 2.3.11 PB[7:0] / ADDR[7:0] / DATA[7:0] — Port B I/O Pins PB7-PB0 are general purpose input or output pins. In MCU expanded modes of operation, these pins are used for the multiplexed external address and data bus. 2.3.12 PE7 / NOACC / XCLKS — Port E I/O Pin 7 PE7 is a general purpose input or output pin. During MCU expanded modes of operation, the NOACC signal, when enabled, is used to indicate that the current bus cycle is an unused or “free” cycle. This signal will assert when the CPU is not using the bus. The XCLKS is an input signal which controls whether a crystal in combination with the internal Colpitts (low power) oscillator is used or whether Pierce oscillator/external clock circuitry is used. The state of this pin is latched at the rising edge of RESET. If the input is a logic low the EXTAL pin is configured for an external clock drive. If input is a logic high an oscillator circuit is configured on EXTAL and XTAL. Since this pin is an input with a pull-up device during reset, if the pin is left floating, the default configuration is an oscillator circuit on EXTAL and XTAL. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |