SC102205 datasheet(117/140 Pages) FREESCALE

117 / 140 page

Device User Guide — 9S12DT128DGV2/D V02.17

119

Freescale Semiconductor

A.5 Reset, Oscillator and PLL

This section summarizes the electrical characteristics of the various startup scenarios for Oscillator and

Phase-Locked-Loop (PLL).

A.5.1 Startup

(Table A-14) summarizes several startup characteristics explained in this section. Detailed description of

the startup behavior can be found in the Clock and Reset Generator (CRG) Block User Guide.

Table A-14 Startup Characteristics

A.5.1.1 POR

The release level VPORR and the assert level VPORA are derived from the VDD Supply. They are also valid

if the device is powered externally. After releasing the POR reset the oscillator and the clock quality check

are started. If after a time tCQOUT no valid oscillation is detected, the MCU will start using the internal self

clock. The fastest startup time possible is given by nuposc.

A.5.1.2 SRAM Data Retention

Provided an appropriate external reset signal is applied to the MCU, preventing the CPU from executing

code when VDD5 is out of specification limits, the SRAM contents integrity is guaranteed if after the reset

the PORF bit in the CRG Flags Register has not been set.

A.5.1.3 External Reset

When external reset is asserted for a time greater than PWRSTL the CRG module generates an internal

reset, and the CPU starts fetching the reset vector without doing a clock quality check, if there was an

oscillation before reset.

A.5.1.4 Stop Recovery

Out of STOP the controller can be woken up by an external interrupt. A clock quality check as after POR

is performed before releasing the clocks to the system.

Conditions are shown in (Table A-4) unless otherwise noted

Num C

Rating

Symbol

Min

Typ

Max

Unit

T POR release level

VPORR

2.07

T POR assert level

VPORA

0.97

D Reset input pulse width, minimum input time

PWRSTL

tosc

D Startup from Reset

nRST

192

196

nosc

D Interrupt pulse width, IRQ edge-sensitive mode

PWIRQ

D Wait recovery startup time

tWRS

tcyc

SC102205 数据表(PDF) 117 Page - Freescale Semiconductor, Inc

SC102205 数据表(HTML) 117 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载