数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF2113AU/10/F4 数据表(PDF) 36 Page - NXP Semiconductors

部件名 PCF2113AU/10/F4
功能描述  LCD controllers/drivers
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF2113AU/10/F4 数据表(HTML) 36 Page - NXP Semiconductors

Back Button PCF2113AU/10/F4 Datasheet HTML 32Page - NXP Semiconductors PCF2113AU/10/F4 Datasheet HTML 33Page - NXP Semiconductors PCF2113AU/10/F4 Datasheet HTML 34Page - NXP Semiconductors PCF2113AU/10/F4 Datasheet HTML 35Page - NXP Semiconductors PCF2113AU/10/F4 Datasheet HTML 36Page - NXP Semiconductors PCF2113AU/10/F4 Datasheet HTML 37Page - NXP Semiconductors PCF2113AU/10/F4 Datasheet HTML 38Page - NXP Semiconductors PCF2113AU/10/F4 Datasheet HTML 39Page - NXP Semiconductors PCF2113AU/10/F4 Datasheet HTML 40Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 65 page
background image
PCF2113_FAM_4
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 04 — 4 March 2008
36 of 65
NXP Semiconductors
PCF2113x
LCD controllers/drivers
11. Interfaces to microcontroller
11.1 Parallel interface
The PCF2113x can send data in either two 4-bit operations or one 8-bit operation and can
thus interface to 4-bit or 8-bit microcontrollers.
In 8-bit mode data is transferred as 8-bit bytes using the 8 data lines DB7 to DB0. Three
further control lines E, RS and R/W are required (see Section 7).
In 4-bit mode data is transferred in two cycles of 4 bits each using pins DB7 to DB4 for the
transaction. The higher order bits (corresponding to bits DB7 to DB4 in 8-bit mode) are
sent in the first cycle and the lower order bits (corresponding to bits DB3 to DB0 in 8-bit
mode) in the second cycle. Data transfer is complete after two 4-bit data transfers. It
should be noted that two cycles are also required for the busy flag check. 4-bit operation is
selected by instruction: see Figure 22, Figure 23 and Figure 24 for examples of bus
protocol.
In 4-bit mode, pins DB3 to DB0 must be left open-circuit. They are pulled up to VDD
internally.
Fig 22. 4-bit transfer example
mga804
RS
E
DB7
R/W
DB6
DB5
DB4
instruction
write
busy flag and
address counter read
data register
read
IR7
IR3
BF
AC3
DR7
DR3
IR6
IR2
AC6
AC2
DR6
DR2
IR5
IR1
AC5
AC1
DR5
DR1
IR4
IR0
AC4
AC0
DR4
DR0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com