数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF2113AU/10/F4 数据表(PDF) 45 Page - NXP Semiconductors

部件名 PCF2113AU/10/F4
功能描述  LCD controllers/drivers
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF2113AU/10/F4 数据表(HTML) 45 Page - NXP Semiconductors

Back Button PCF2113AU/10/F4 Datasheet HTML 41Page - NXP Semiconductors PCF2113AU/10/F4 Datasheet HTML 42Page - NXP Semiconductors PCF2113AU/10/F4 Datasheet HTML 43Page - NXP Semiconductors PCF2113AU/10/F4 Datasheet HTML 44Page - NXP Semiconductors PCF2113AU/10/F4 Datasheet HTML 45Page - NXP Semiconductors PCF2113AU/10/F4 Datasheet HTML 46Page - NXP Semiconductors PCF2113AU/10/F4 Datasheet HTML 47Page - NXP Semiconductors PCF2113AU/10/F4 Datasheet HTML 48Page - NXP Semiconductors PCF2113AU/10/F4 Datasheet HTML 49Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 65 page
background image
PCF2113_FAM_4
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 04 — 4 March 2008
45 of 65
NXP Semiconductors
PCF2113x
LCD controllers/drivers
15. Dynamic characteristics
Table 20.
Dynamic characteristics
VDD1 = 1.8 V to 5.5 V; VDD2 =VDD3 = 2.2 V to 4.0 V; VSS =0V; VLCD = 2.2 V to 6.5 V; Tamb = −40 °Cto+85 °C;
unless otherwise specified
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
ffr(LCD)
LCD frame frequency
internal clock; VDD = 5.0 V
45
95
147
Hz
fosc
oscillator frequency
[1] 140
250
450
kHz
fosc(ext)
external oscillator frequency
140
-
450
kHz
td(startup)(OSC) start-up delay time on pin OSC
oscillator, after power down
[2] -
200
300
µs
tw(pd)
power-down pulse width
1
-
-
µs
tw(spike)
spike pulse width
on pin PD
[2] -
-
90
ns
Timing characteristics of parallel interface [3]
Write operation (writing data from microcontroller to PCF2113x); see Figure 32
tcy(en)
enable cycle time
500
-
-
ns
tw(en)
enable pulse width
220
-
-
ns
tsu(A)
address set-up time
50
-
-
ns
th(A)
address hold time
25
-
-
ns
tsu(D)
data input set-up time
60
-
-
ns
th(D)
data input hold time
25
-
-
ns
Read operation (reading data from PCF2113x to microcontroller); see Figure 33
tcy(en)
enable cycle time
500
-
-
ns
tw(en)
enable pulse width
220
-
-
ns
tsu(A)
address set-up time
50
-
-
ns
th(A)
address hold time
25
-
-
ns
td(DV)
data input valid delay time
VDD1 > 2.2 V
-
-
150
ns
VDD1 > 1.5 V
-
-
250
ns
th(D)
data input hold time
5
-
-
ns
Timing characteristics of I2C-bus interface [3]; see Figure 34
fSCL
SCL frequency
-
-
400
Hz
tLOW
LOW period of the SCL clock
1.3
-
-
µs
tHIGH
HIGH period of the SCL clock
0.6
-
-
µs
tSU;DAT
data set-up time
100
-
-
ns
tHD;DAT
data hold time
0
-
-
ns
tr
rise time of both SDA and SCL
signals
[2][4] 15 + 0.1Cb
-
300
ns
tf
fall time of both SDA and SCL
signals
[2][4] 15 + 0.1Cb
-
300
ns
Cb
capacitive load for each bus line
[4] -
-
400
pF
tSU;STA
set-up time for a repeated
START condition
0.6
-
-
µs
tHD;STA
hold time (repeated) START
condition
0.6
-
-
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com