HT66F40 datasheet(43/250 Pages) HOLTEK

43 / 250 page

HT66F20/HT66F30/HT66F40/HT66F50/HT66F60

HT66FU30/HT66FU40/HT66FU50/HT66FU60

Rev. 1.20

June 4, 2010

Entering the SLEEP1 Mode

There is only one way for the device to enter the

SLEEP1 Mode and that is to execute the

²HALT²

instruction in the application program with the IDLEN bit

in SMOD register equal to

²0² and the WDT or LVD on.

When this instruction is executed under the conditions

described above, the following will occur:

· The system clock and Time Base clock will be

stopped and the application program will stop at the

²HALT² instruction, but the WDT or LVD will remain

with the clock source coming from the fSUB clock.

· The Data Memory contents and registers will maintain

their present condition.

· The WDT will be cleared and resume counting if the

WDT clock source is selected to come from the fSUB

clock as the WDT is enabled.

· The I/O ports will maintain their present conditions.

· In the status register, the Power Down flag, PDF, will

be set and the Watchdog time-out flag, TO, will be

cleared.

Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0

Mode and that is to execute the

²HALT² instruction in the

application program with the IDLEN bit in SMOD register

equal to

²1² and the FSYSON bit in WDTC register equal

²0². When this instruction is executed under the condi-

tions described above, the following will occur:

· The system clock will be stopped and the application

program will stop at the

²HALT² instruction, but the

Time Base clock and fSUB clock will be on.

· The Data Memory contents and registers will maintain

their present condition.

· The WDT will be cleared and resume counting if the

WDT clock source is selected to come from the fSUB

clock and the WDT is enabled. The WDT will stop if its

clock source originates from the system clock.

· The I/O ports will maintain their present conditions.

· In the status register, the Power Down flag, PDF, will

be set and the Watchdog time-out flag, TO, will be

cleared.

Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1

Mode and that is to execute the

²HALT² instruction in the

application program with the IDLEN bit in SMOD register

equal to

²1² and the FSYSON bit in WDTC register equal

²1². When this instruction is executed under the with

conditions described above, the following will occur:

· The system clock and Time Base clock and f

SUB clock

will be on and the application program will stop at the

²HALT² instruction.

· The Data Memory contents and registers will maintain

their present condition.

· The WDT will be cleared and resume counting if the

WDT is enabled regardless of the WDT clock source

which originates from the fSUB clock or from the system

clock.

· The I/O ports will maintain their present conditions.

· In the status register, the Power Down flag, PDF, will

be set and the Watchdog time-out flag, TO, will be

cleared.

Standby Current Considerations

As the main reason for entering the SLEEP or IDLE

Mode is to keep the current consumption of the device

to as low a value as possible, perhaps only in the order

of several micro-amps except in the IDLE1 Mode, there

are other considerations which must also be taken into

account by the circuit designer if the power consumption

is to be minimised. Special attention must be made to

the I/O pins on the device. All high-impedance input pins

must be connected to either a fixed high or low level as

any floating input pins could create internal oscillations

and result in increased current consumption. This also

applies to devices which have different package types,

as there may be unbonbed pins. These must either be

setup as outputs or if setup as inputs must have

pull-high resistors connected.

Care must also be taken with the loads, which are con-

nected to I/O pins, which are setup as outputs. These

should be placed in a condition in which minimum cur-

rent is drawn or connected only to external circuits that

do not draw current, such as other CMOS inputs. Also

note that additional standby current will also be required

if the configuration options have enabled the LXT or

LIRC oscillator.

In the IDLE1 Mode the system oscillator is on, if the sys-

tem oscillator is from the high speed system oscillator,

the additional standby current will also be perhaps in the

order of several hundred micro-amps

HT66F40 数据表(PDF) 43 Page - Holtek Semiconductor Inc

HT66F40 数据表(HTML) 43 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

HT66F40 数据表(PDF) 43 Page - Holtek Semiconductor Inc

HT66F40 数据表(HTML) 43 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载