PIC18F2510-ESLASHML datasheet(76/376 Pages) MICROCHIP

76 / 376 page

PIC18F2X1X/4X1X

DS39636D-page 78

6.2

Control Registers

Two control registers are used in conjunction with the

TBLRD instruction: the TABLAT register and the

TBLPTR register set.

6.2.1

TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped

into the SFR space. The Table Latch register is used to

hold 8-bit data during data transfers between program

memory and data RAM.

6.2.2

TBLPTR – TABLE POINTER

The Table Pointer register (TBLPTR) addresses a byte

within the program memory. It is comprised of three

SFR registers: Table Pointer Upper Byte, Table Pointer

High

Byte

and

Table

Pointer

Low

Byte

(TBLPTRU:TBLPTRH:TBLPTRL). Only the lower six

bits of TBLPTRU are used with TBLPTRH and

TBLPTRL, to form a 22-bit wide pointer.

The contents of TBLPTR indicate a location in program

memory space. The low-order 21 bits allow the device

to address the full 2 Mbytes of program memory space.

The 22nd bit allows access to the configuration space,

including the Device ID, user ID locations and the

Configuration bits.

The TBLPTR register set is updated when executing a

TBLRD in one of four ways, based on the instruction’s

arguments. These are detailed in Table 6-1. These

operations on the TBLPTR only affect the low-order

21 bits.

When a TBLRD is executed, all 22 bits of the TBLPTR

determine which byte is read from program memory

into TABLAT.

TABLE 6-1:

TABLE POINTER

OPERATIONS WITH TBLRD

INSTRUCTIONS

6.3

Reading the Flash Program

Memory

The TBLRD instruction is used to retrieve data from

program memory and place it into data RAM. Table

reads from program memory are performed one byte at

a time.

TBLPTR points to a byte address in program space.

Executing TBLRD places the byte pointed to into

TABLAT. In addition, TBLPTR can be modified

automatically for the next table read operation.

The internal program memory is typically organized by

words. The Least Significant bit of the address selects

between the high and low bytes of the word. Figure 6-2

shows the interface between the internal program

memory and the TABLAT.

A typical method for reading data from program memory

is shown in Example 6-1.

FIGURE 6-2:

READS FROM FLASH PROGRAM MEMORY

Example

Operation on Table Pointer

TBLRD*

TBLPTR is not modified

TBLRD*+

TBLPTR is incremented after the read

TBLRD*-

TBLPTR is decremented after the read

TBLRD+*

TBLPTR is incremented before the read

(Even Byte Address)

Program Memory

(Odd Byte Address)

TBLRD

TABLAT

TBLPTR = xxxxx1

FETCH

Instruction Register

(IR)

Read Register

TBLPTR = xxxxx0

PIC18F2510-E/ML 数据表(PDF) 76 Page - Microchip Technology

PIC18F2510-E/ML 数据表(HTML) 76 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载