PIC18F2510-ESLASHML datasheet(85/376 Pages) MICROCHIP

85 / 376 page

DS39636D-page 87

PIC18F2X1X/4X1X

INTCON3 REGISTER

R/W-1

U-0

R/W-0

U-0

R/W-0

INT2IP

INT1IP

—INT2IE

INT1IE

—

INT2IF

INT1IF

bit 7

bit 0

bit 7

INT2IP: INT2 External Interrupt Priority bit

1 = High priority

0 = Low priority

bit 6

INT1IP: INT1 External Interrupt Priority bit

1 = High priority

0 = Low priority

bit 5

Unimplemented: Read as ‘0’

bit 4

INT2IE: INT2 External Interrupt Enable bit

1 = Enables the INT2 external interrupt

0 = Disables the INT2 external interrupt

bit 3

INT1IE: INT1 External Interrupt Enable bit

1 = Enables the INT1 external interrupt

0 = Disables the INT1 external interrupt

bit 2

Unimplemented: Read as ‘0’

bit 1

INT2IF: INT2 External Interrupt Flag bit

1 = The INT2 external interrupt occurred (must be cleared in software)

0 = The INT2 external interrupt did not occur

bit 0

INT1IF: INT1 External Interrupt Flag bit

1 = The INT1 external interrupt occurred (must be cleared in software)

0 = The INT1 external interrupt did not occur

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

Note:

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state

of its corresponding enable bit or the global interrupt enable bit. User software

should ensure the appropriate interrupt flag bits are clear prior to enabling an

interrupt. This feature allows for software polling.

PIC18F2510-E/ML 数据表(PDF) 85 Page - Microchip Technology

PIC18F2510-E/ML 数据表(HTML) 85 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载