数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADM1023ARQZ-R7 数据表(PDF) 4 Page - ON Semiconductor

部件名 ADM1023ARQZ-R7
功能描述  ACPI-Compliant, High Accuracy Microprocessor System Temperature Monitor
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

ADM1023ARQZ-R7 数据表(HTML) 4 Page - ON Semiconductor

  ADM1023ARQZ-R7 Datasheet HTML 1Page - ON Semiconductor ADM1023ARQZ-R7 Datasheet HTML 2Page - ON Semiconductor ADM1023ARQZ-R7 Datasheet HTML 3Page - ON Semiconductor ADM1023ARQZ-R7 Datasheet HTML 4Page - ON Semiconductor ADM1023ARQZ-R7 Datasheet HTML 5Page - ON Semiconductor ADM1023ARQZ-R7 Datasheet HTML 6Page - ON Semiconductor ADM1023ARQZ-R7 Datasheet HTML 7Page - ON Semiconductor ADM1023ARQZ-R7 Datasheet HTML 8Page - ON Semiconductor ADM1023ARQZ-R7 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
ADM1023
http://onsemi.com
4
ELECTRICAL CHARACTERISTICS (TA = TMIN to TMAX, VDD = 3.0 V to 3.6 V, unless otherwise noted. (Note 1)
Parameter
Unit
Max
Typ
Min
Test Conditions / Comments
SMBus Interface (See Figure 2)
Logic Input High Voltage, VIH
STBY, SCLK, SDATA
VDD = 3.0 V to 5.5 V
2.2
V
Logic Input Low Voltage, VIL
STBY, SCLK, SDATA
VDD = 3.0 V to 5.5 V
0.8
V
SMBus Output Low Sink Current
SDATA forced to 0.6 V
6.0
mA
ALERT Output Low Sink Current
ALERT forced to 0.4 V
1.0
mA
Logic Input Current, IIH, IIL
−1.0
+1.0
mA
SMBus Input Capacitance, SCLK, SDATA
5.0
pF
SMBus Clock Frequency
400
kHz
SMBus Clock Low Time, tLOW
tLOW between 10% points
1.3
ms
SMBus Clock High Time, tHIGH
tHIGH between 90% points
0.6
ms
SMBus Start Condition Setup Time,
tSU:STA
0.6
ms
SMBus Start Condition Hold Time, tHD:STA
Time from 10% of SDATA to 90% of SCLK
0.6
ms
SMBus Stop Condition Setup Time, tSU:STO
Time from 90% of SCLK to 10% of SDATA
0.6
ms
SMBus Data Valid to SCLK Rising Edge
Time, tSU:DAT
Time for 10% or 90% of SDATA to 10% of SCLK
100
ns
SMBus Bus Free Time, tBUF
Between start/stop condition
1.3
ms
SCLK SDATA Rise Time, tR MAX
Master clocking in data
300
ns
SCLK SDATA Fall Time, tF MAX
VDD = 0 V
300
ns
1. TMAX = 120°C, TMIN = 0°C
2. TD is the temperature of the remote thermal diode; TA, TD = 60°C to 100°C
3. Operation at VDD = 5.0 V guaranteed by design; not production tested
4. Guranteed by design; not production tested
Figure 2. Diagram for Serial Bus Timing
P
S
P
tF
tR
tHD;STA
S
SCL
SDA
tLOW
tBUF
tHD;STA
tSU;STO
tHIGH
tSU;STA
tHD;DAT
tSU;DAT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com