数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STE100P 数据表(PDF) 9 Page - STMicroelectronics

部件名 STE100P
功能描述  10/100 FAST ETHERNET 3.3V TRANSCEIVER
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STE100P 数据表(HTML) 9 Page - STMicroelectronics

Back Button STE100P Datasheet HTML 5Page - STMicroelectronics STE100P Datasheet HTML 6Page - STMicroelectronics STE100P Datasheet HTML 7Page - STMicroelectronics STE100P Datasheet HTML 8Page - STMicroelectronics STE100P Datasheet HTML 9Page - STMicroelectronics STE100P Datasheet HTML 10Page - STMicroelectronics STE100P Datasheet HTML 11Page - STMicroelectronics STE100P Datasheet HTML 12Page - STMicroelectronics STE100P Datasheet HTML 13Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 31 page
background image
9/31
STE100P
11
PDEN
Power-down mode control.
1: Power-down mode is selected. Setting this bit puts the
STE100P into power-down mode. During the power-down
mode, TXP/TXN and all LED outputs are 3-stated, and the MII
interface is isolated.
0R/W
10
ISOEN
0 – Normal operation.
1 – Isolate PHY from MII.
Setting this control bit isolates the STE100P from the MII, with
the exception of the serial management inter-face. When this
bit is asserted, the STE100Pdoes not respond to TXD[3:0],
TX-EN, and TX-ER inputs, and it presents a high impedance
on its TX-CLK, RX-CLK, RX-DV, RX-ER, D[3:0], COL, and
CRS outputs.
0R/W
9
RSAN
Re-Start Auto-Negotiation process control.
1: Auto-Negotiation process will be re-started. This bit will be
cleared by STE100P itself after the Auto-negotiation restarted.
0R/W
8
DPSEL
Full/Half duplex mode select.
1: Full duplex mode is selected. This bit will be ignored if Auto-
Negotiation is enabled (bit 12 of PR0 = 1).
0: Half duplex mode is selected
0R/W
7
COLEN
Collision test control.
1: Collision test is enabled. 0: normal operation
This bit, when set, causes the COL signal to be asserted as a
result of the assertion of TX _EN. De-assertion of TX_EN will
cause the COL signal to be de-asserted.
0R/W
6~0
---
Reserved
0
RO
R/W = Read/Write able. RO = Read Only.
PR1- XSR, XCVR Status Register. All the bits of this register are read only.
15
T4
100BASE-T4 ability.
Always 0, since STE100P has no T4 ability.
0RO
14
TXFD
100Base-TX full duplex ability.
Always 1, since STE100P has the 100Base-TX full duplex
ability.
1RO
13
TXHD
100Base-TX half duplex ability.
Always 1, since STE100P has the 100Base-TX half duplex
ability.
1RO
12
10FD
10Base-T full duplex ability.
Always 1, since STE100P has 10Base-T full duplex ability.
1RO
11
10HD
10Base-T half duplex ability.
Always 1, since STE100P has 10Base-T half duplex ability.
1RO
10~7
---
Reserved
0
RO
Table 5. Register Descriptions (continued)
Bit #
Name
Descriptions
Default Val
RW Type



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com