M24C02-R datasheet(6/39 Pages) STMICROELECTRONICS

6 / 39 page

Description

M24C16, M24C08, M24C04, M24C02, M24C01

6/39

Doc ID 5067 Rev 16

Description

These I²C-compatible electrically erasable programmable memory (EEPROM) devices are

organized as 2048/1024/512/256/128 x 8 (M24C16, M24C08, M24C04, M24C02 and

M24C01).

Figure 1.

Logic diagram

I²C uses a two-wire serial interface, comprising a bidirectional data line and a clock line. The

devices carry a built-in 4-bit Device Type Identifier code (1010) in accordance with the I²C

bus definition.

The device behaves as a slave in the I²C protocol, with all memory operations synchronized

by the serial clock. Read and Write operations are initiated by a Start condition, generated

by the bus master. The Start condition is followed by a device select code and Read/Write

bit (RW) (as described in Table 3), terminated by an acknowledge bit.

When writing data to the memory, the device inserts an acknowledge bit during the 9th bit

time, following the bus master’s 8-bit transmission. When data is read by the bus master, the

bus master acknowledges the receipt of the data byte in the same way. Data transfers are

terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.

Table 2.

Signal names

Signal name

Function

Direction

E0, E1, E2

Chip Enable

Input

SDA

Serial Data

Input/output

SCL

Serial Clock

Input

Write Control

Input

VCC

Supply voltage

VSS

Ground

AI02033

E0-E2

SDA

VCC

M24Cxx

SCL

VSS

M24C02-R 数据表(PDF) 6 Page - STMicroelectronics

M24C02-R 数据表(HTML) 6 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

数据表下载

链接网址

M24C02-R 数据表(PDF) 6 Page - STMicroelectronics

M24C02-R 数据表(HTML) 6 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

数据表 下载

链接网址

数据表下载