P912XDP512F0MPVR datasheet(562/1348 Pages) FREESCALE

562 / 1348 page

Chapter 14 Voltage Regulator (S12VREG3V3V5)

MC9S12XDP512 Data Sheet, Rev. 2.21

562

Freescale Semiconductor

14.3.2.5

Autonomous Periodical Interrupt Rate High and Low Register

(VREGAPIRH / VREGAPIRL)

The VREGAPIRH and VREGAPIRL register allows the conﬁguration of the VREG_3V3 autonomous

periodical interrupt rate.

76543210

0000

APIR11

APIR10

APIR9

APIR8

Reset

00000000

= Unimplemented or Reserved

Figure 14-6. Autonomous Periodical Interrupt Rate High Register (VREGAPIRH)

76543210

APIR7

APIR6

APIR5

APIR4

APIR3

APIR2

APIR1

APIR0

Reset

00000000

Figure 14-7. Autonomous Periodical Interrupt Rate Low Register (VREGAPIRL)

Table 14-7. VREGAPIRH / VREGAPIRL Field Descriptions

Field

Description

11-0

APIR[11:0]

Autonomous Periodical Interrupt Rate Bits — These bits deﬁne the timeout period of the API. See Table 14-8

for details of the effect of the autonomous periodical interrupt rate bits. Writable only if APIFE = 0 of VREGAPICL

P912XDP512F0MPVR 数据表(PDF) 562 Page - Freescale Semiconductor, Inc

P912XDP512F0MPVR 数据表(HTML) 562 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载