数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

P912XDP512F0MPVR 数据表(PDF) 566 Page - Freescale Semiconductor, Inc

部件名 P912XDP512F0MPVR
功能描述  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

P912XDP512F0MPVR 数据表(HTML) 566 Page - Freescale Semiconductor, Inc

Back Button P912XDP512F0MPVR Datasheet HTML 562Page - Freescale Semiconductor, Inc P912XDP512F0MPVR Datasheet HTML 563Page - Freescale Semiconductor, Inc P912XDP512F0MPVR Datasheet HTML 564Page - Freescale Semiconductor, Inc P912XDP512F0MPVR Datasheet HTML 565Page - Freescale Semiconductor, Inc P912XDP512F0MPVR Datasheet HTML 566Page - Freescale Semiconductor, Inc P912XDP512F0MPVR Datasheet HTML 567Page - Freescale Semiconductor, Inc P912XDP512F0MPVR Datasheet HTML 568Page - Freescale Semiconductor, Inc P912XDP512F0MPVR Datasheet HTML 569Page - Freescale Semiconductor, Inc P912XDP512F0MPVR Datasheet HTML 570Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 566 / 1348 page
background image
Chapter 14 Voltage Regulator (S12VREG3V3V5)
MC9S12XDP512 Data Sheet, Rev. 2.21
566
Freescale Semiconductor
The API Trimming bits APITR[5:0] must be set so the minimum period equals 0.2 ms if stable frequency
is desired.
See Table 14-6 for the trimming effect of APITR.
NOTE
The first period after enabling the counter by APIFE might be reduced.
The API internal RC oscillator clock is not available if VREG_3V3 is in
Shutdown Mode.
14.4.8
Resets
This section describes how VREG_3V3 controls the reset of the MCU.The reset values of registers and
signals are provided in Section 14.3, “Memory Map and Register Definition”. Possible reset sources are
listed in Table 14-9.
14.4.9
Description of Reset Operation
14.4.9.1
Power-On Reset (POR)
During chip power-up the digital core may not work if its supply voltage VDD is below the POR
deassertion level (VPORD). Therefore, signal POR, which forces the other blocks of the device into reset,
is kept high until VDD exceeds VPORD. The MCU will run the start-up sequence after POR deassertion.
The power-on reset is active in all operation modes of VREG_3V3.
14.4.9.2
Low-Voltage Reset (LVR)
For details on low-voltage reset, see Section 14.4.5, “Low-Voltage Reset (LVR)”.
14.4.10 Interrupts
This section describes all interrupts originated by VREG_3V3.
The interrupt vectors requested by VREG_3V3 are listed in Table 14-10. Vector addresses and interrupt
priorities are defined at MCU level.
Table 14-9. Reset Sources
Reset Source
Local Enable
Power-on reset
Always active
Low-voltage reset
Available only in Full Performance Mode
Table 14-10. Interrupt Vectors
Interrupt Source
Local Enable
Low-voltage interrupt (LVI)
LVIE = 1; available only in Full Performance
Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com