数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SC403 数据表(PDF) 28 Page - Semtech Corporation

部件名 SC403
功能描述  6A EcoSpeedTM Integrated FET Regulator with Programmable LDO
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SEMTECH [Semtech Corporation]
网页  http://www.semtech.com
标志 SEMTECH - Semtech Corporation

SC403 数据表(HTML) 28 Page - Semtech Corporation

Back Button SC403 Datasheet HTML 24Page - Semtech Corporation SC403 Datasheet HTML 25Page - Semtech Corporation SC403 Datasheet HTML 26Page - Semtech Corporation SC403 Datasheet HTML 27Page - Semtech Corporation SC403 Datasheet HTML 28Page - Semtech Corporation SC403 Datasheet HTML 29Page - Semtech Corporation SC403 Datasheet HTML 30Page - Semtech Corporation SC403 Datasheet HTML 31Page - Semtech Corporation SC403 Datasheet HTML 32Page - Semtech Corporation  
Zoom Inzoom in Zoom Outzoom out
 28 / 32 page
background image
SC403
28
Applications Information (continued)
All other decoupling capacitors must be located
as close as possible to the IC.
PGND Plane
PGND requires its own copper plane with no
other signal traces routed on it.
Copper planes, multiple vias and wide traces are
needed to connect PGND to input capacitors,
output capacitors, and the PGND pins on the
device.
The PGND copper area between the input
capacitors, output capacitors, and PGND pins
must be as tight and compact as possible to
reduce the area of the PCB that is exposed to
noise due to current flow on this node.
Connect PGND to AGND with a short trace or
0Ω resistor. This connection should be as close
to the device as possible.
VOUT Plane
on Top layer
L
CLDO
CIN
CFF
RFB2
RFB1
RILIM
RLDO2 RLDO1
LX plane on inner
or bottom layer
All components
shown Top Side
AGND plane on
inner layer
VIN plane on inner
or bottom layer
RGND — AGND connects to
PGND close to the IC
Pin 1 marking
IC with vias for
LX, AGND, VIN
COUT
PGND on inner
or bottom layer
PGND
PGND on
Top Layer
V5V Decoupling Capacitor
RGND
Figure 15 — PCB Layout
PCB Layout Guidelines
The optimum layout for the SC403 is shown in Figure 15.
This layout shows an integrated FET buck regulator with a
maximum current of 6A. The total PCB area is approxi-
mately 20 x 25 mm.
Critical Layout Guidelines
The following critical layout guidelines must be followed
to ensure proper performance of the device.
IC decoupling capacitors
PGND plane
AGND island
FB, VOUT, and other analog control signals
BST, ILIM, and LX
CIN and COUT placement and current loops
IC Decoupling Capacitors
A 0.1 μF capacitor must be located as close as
possible to the IC and directly connected to pins
3 (VDD) and 4 (AGND).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com