116 datasheet(25/50 Pages) RENESAS

25 / 50 page

REJ03B0253-0110

Rev.1.10

Page 25 of 95

Jun 23, 2010

R32C/116 Group

2. Central Processing Unit (CPU)

2.1

General Purpose Registers

2.1.1

Data Registers (R2R0, R3R1, R6R4, and R7R5)

These 32-bit registers are primarily used for transfers and arithmetic/logic operations.

Each of the registers can be divided into upper and lower 16-bit registers, e.g. R2R0 can be divided into

R2 and R0, R3R0 can be divided into R3 and R1, etc.

Moreover, data registers R2R0 and R3R1 can be divided into four 8-bit data registers: upper (R2H and

R3H), mid-upper (R2L and R3L), mid-lower (R0H and R1H), and lower (R0L and R1L).

2.1.2

Address Registers (A0, A1, A2, and A3)

These 32-bit registers have functions similar to data registers. They are also used for address register

indirect addressing and address register relative addressing.

2.1.3

Static Base Register (SB)

This 32-bit register is used for SB relative addressing.

2.1.4

Frame Base Register (FB)

This 32-bit register is used for FB relative addressing.

2.1.5

Program Counter (PC)

This 32-bit counter indicates the address of the instruction to be executed next.

2.1.6

Interrupt Vector Table Base Register (INTB)

This 32-bit register indicates the start address of a relocatable vector table.

2.1.7

User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Two types of 32-bit stack pointers (SPs) are provided: user stack pointer (USP) and interrupt stack

pointer (ISP).

Use the stack pointer select flag (U flag) to select either the user stack pointer (USP) or the interrupt

stack pointer (ISP). The U flag is bit 7 in the flag register (FLG). Refer to 2.1.8 “Flag Register (FLG)” for

details.

To minimize the overhead of interrupt sequence due to less memory access, set the user stack pointer

(USP) or the interrupt stack pointer (ISP) to a multiple of 4.

2.1.8

Flag Register (FLG)

This 32-bit register indicates the CPU status.

2.1.8.1

Carry Flag (C flag)

This flag becomes 1 when any of the carry, borrow, shifted-out bit, etc. is generated in the arithmetic

logic unit (ALU).

2.1.8.2

Debug Flag (D flag)

This flag is only for debugging. Only set this bit to 0.

2.1.8.3

Zero Flag (Z flag)

This flag becomes 1 when the result of an operation is 0; otherwise it is 0.

2.1.8.4

Sign Flag (S flag)

This flag becomes 1 when the result of an operation is a negative value; otherwise it is 0.

116 数据表(PDF) 25 Page - Renesas Technology Corp

116 数据表(HTML) 25 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

数据表下载