5000 datasheet(21/104 Pages) INTEL

21 / 104 page

Dual-Core Intel® Xeon® Processor 5000 Series Datasheet

Electrical Specifications

Note:

The MS_ID[1:0] signals are provided to indicate the Market Segment for the processor and may be used

for future processor compatibility or for keying. System management software may utilize these signals to

identify the processor installed.

These signals are not connected to the processor die.

A logic 0 is achieved by pulling the signal to ground on the package.

A logic 1 is achieved by leaving the signal as a no connect on the package.

2.6

Reserved or Unused Signals

All Reserved signals must remain unconnected. Connection of these signals to VCC, VTT,

VSS, or to any other signal (including each other) can result in component malfunction

or incompatibility with future processors. See Chapter 4, “Land Listing” for a land

listing of the processor and the location of all Reserved signals.

For reliable operation, always connect unused inputs or bidirectional signals to an

appropriate signal level. Unused active high inputs, should be connected through a

resistor to ground (VSS). Unused outputs can be left unconnected; however, this may

interfere with some TAP functions, complicate debug probing, and prevent boundary

scan testing. A resistor must be used when tying bidirectional signals to power or

ground. When tying any signal to power or ground, a resistor will also allow for system

testability. Resistor values should be within ± 20% of the impedance of the baseboard

trace for FSB signals. For unused AGTL+ input or I/O signals, use pull-up resistors of

the same value as the on-die termination resistors (RTT).

TAP, Asynchronous GTL+ inputs, and Asynchronous GTL+ outputs do not include on-die

termination. Inputs and utilized outputs must be terminated on the baseboard. Unused

outputs may be terminated on the baseboard or left unconnected. Note that leaving

unused outputs unterminated may interfere with some TAP functions, complicate debug

probing, and prevent boundary scan testing. Signal termination for these signal types

is discussed in the appropriate platform design guidelines.

The TESTHI signals must be tied to the processor VTT using a matched resistor, where a

matched resistor has a resistance value within +/-20% of the impedance of the board

transmission line traces. For example, if the trace impedance is 50 Ω, then a value

between 40 Ω and 60 Ω is required.

The TESTHI signals may use individual pull-up resistors or be grouped together as

detailed below. A matched resistor must be used for each group:

• TESTHI[1:0] - can be grouped together with a single pull-up to VTT

• TESTHI[7:2] - can be grouped together with a single pull-up to VTT

• TESTHI8 – cannot be grouped with other TESTHI signals

• TESTHI9 – cannot be grouped with other TESTHI signals

• TESTHI10 – cannot be grouped with other TESTHI signals

• TESTHI11 – cannot be grouped with other TESTHI signals

2.7

Front Side Bus Signal Groups

The FSB signals have been combined into groups by buffer type. AGTL+ input signals

have differential input buffers, which use GTLREF as a reference level. In this

document, the term “AGTL+ Input” refers to the AGTL+ input group as well as the

AGTL+ I/O group when receiving. Similarly, “AGTL+ Output” refers to the AGTL+

output group as well as the AGTL+ I/O group when driving. AGTL+ asynchronous

outputs can become active anytime and include an active PMOS pull-up transistor to

assist the during the first clock of a low-to-high voltage transition.

5000 数据表(PDF) 21 Page - Intel Corporation

5000 数据表(HTML) 21 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载