| 数据搜索系统,热门电子元器件搜索 |
|
M95256 数据表(PDF) 19 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M95256 数据表(HTML) 19 Page - STMicroelectronics |
|
19 / 48 page ![]() M95256-DR, M95256, M95256-W, M95256-R Instructions Doc ID 12276 Rev 11 19/48 The protection features of the device are summarized in Table 6. When the Status Register Write Disable (SRWD) bit of the Status Register is 0 (its initial delivery state), it is possible to write to the Status Register (provided that the WEL bit has previously been set by a WREN instruction), regardless of the logic level applied on the Write Protect (W) input pin. When the Status Register Write Disable (SRWD) bit of the Status Register is set to 1, two cases need to be considered, depending on the state of Write Protect (W) input pin: ● If Write Protect (W) input pin is driven high, it is possible to write to the Status Register (provided that the WEL bit has previously been set by a WREN instruction. ● If Write Protect (W) input pin is driven low, it is not possible to write to the Status Register even if the WEL bit has previously been set by a WREN instruction. (Attempts to write to the Status Register are rejected, and are not accepted for execution). As a consequence, all the data bytes in the memory area that are software protected (SPM) by the Block Protect (BP1, BP0) bits of the Status Register, are also hardware protected against data modification. Regardless of the order of the two events, the Hardware Protected Mode (HPM) can be entered: ● either by setting the SRWD bit after driving Write Protect (W) input pin low, ● or by driving Write Protect (W) input pin low after setting the SRWD bit. Once entered in the Hardware Protected mode (HPM), the only way to exit the HPM mode is to pull high the Write Protect (W) input pin. If Write Protect (W) input pin is permanently tied high, the Hardware Protected mode (HPM) can never be activated, and only the Software Protected mode (SPM), using the Block Protect (BP1, BP0) bits of the Status Register, can be used. Figure 9. Write Status Register (WRSR) sequence C D AI02282D S Q 2 1 3456789 10 11 12 13 14 15 High Impedance Instruction Status Register In 0 765432 0 1 MSB |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |