数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SC28L201 数据表(PDF) 39 Page - NXP Semiconductors

部件名 SC28L201
功能描述  3.3 V, 5 V UART, 3.125 Mbit/s, with 256-byte FIFO
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

SC28L201 数据表(HTML) 39 Page - NXP Semiconductors

Back Button SC28L201 Datasheet HTML 35Page - NXP Semiconductors SC28L201 Datasheet HTML 36Page - NXP Semiconductors SC28L201 Datasheet HTML 37Page - NXP Semiconductors SC28L201 Datasheet HTML 38Page - NXP Semiconductors SC28L201 Datasheet HTML 39Page - NXP Semiconductors SC28L201 Datasheet HTML 40Page - NXP Semiconductors SC28L201 Datasheet HTML 41Page - NXP Semiconductors SC28L201 Datasheet HTML 42Page - NXP Semiconductors SC28L201 Datasheet HTML 43Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 110 page
background image
9397 750 13138
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 — 31 October 2005
39 of 110
Philips Semiconductors
SC28L201
3.3 V, 5 V UART, 3.125 Mbit/s, with 256-byte FIFO
8.1.2 Special Feature and Status Register (SFSR A and B)
8.1.3 Test and Revision Register (TRR)
Table 7:
SFSR - Special Feature and Status Register (address 0x45) bit description
Bit
Symbol
Description
7:4
-
reserved
3
Loopback error; status of loopback error check
0 = no
1 = yes (read only)
A ‘1’ indicates a loopback error occurred, which will be entered for
interrupt arbitration.
It can be cleared by the processor by a write to this register with D[3]
equal to ‘1’.
2:1
Remote loopback error check
00 = disabled
01 = enabled, RxC
← TxC
10 = enabled, RxC
← TxCN
Certification of returned data as Valid. (This feature implies the
transmitted data is being returned by the remote receiver.)
Sets automatic checking of returned data. This mode stores transmitted
data and compares it to data returned from the remote receiver. It is used
where relative short delay times are available, up to two characters in
time. This mode will totally relieve the processor of this task where
certainty of transmission and reception is required. The transmitted data
is looped back by the remote station with a half-bit time delay. The local
transmitted data is internally sent to the local receiver for comparison. An
interrupt is generated in the case of an error (data mismatch, parity or
framing).
00 = the checking is disabled
01 = return data is clocked in on rise of TxC
10 = return data is clocked on of rise of TxCN
00 = reserved
0
-
reserved
Table 8:
TRR - Test and Revision Register (address 0x67) bit description
Bit
Symbol
Description
7
TRR[7]
Test 2 enable
Bypass divide-by-16 counter in all TxC and RxC.
6:0
TRR[6:0]
Chip Revision code
Indicates the revision of the chip. Initial code will be ‘000 0000’. The
revision code bits [6:0] are hard-wired. The default setting of the test bits
is all zeros.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com