| 数据搜索系统,热门电子元器件搜索 |
|
MIC3003 数据表(PDF) 14 Page - Micrel Semiconductor |
|
|
|||||||||||||||||||||||||||||
MIC3003 数据表(HTML) 14 Page - Micrel Semiconductor |
|
14 / 75 page ![]() Micrel, Inc. MIC3003 November 2009 14 M9999-111209-C hbwhelp@micrel.com or (408) 955-1690 Serial Data I/O Pin, Data Symbol Parameter Condition Min Typ Max Units IOL = 3mA 0.4 V VOL Low Output Voltage IOL = 6mA 0.6 V VIL Low Input Voltage 0.8 V VIH High Input Voltage 2.1 V ILEAK Input Current ±1 µA CIN Input Capacitance Note 12 10 pF Serial Clock Input, CLK VIL Low Input Voltage 2.7V ≤ VDD ≤ 3.6V 0.8 V VIH High Input Voltage 2.7V ≤ VDD ≤ 3.6V 2.1 V ILEAK Input Current ±1 µA CIN Input Capacitance Note 12 10 pF Serial Interface Timing (4) t1 CLK (clock) Period 2.5 µs t2 Data In Setup Time to CLK High 100 ns t3 Data Out Stable After CLK Low 300 ns t4 Data Low Setup Time to CLK Low Start Condition 100 ns t5 Data High Hold Time After CLK High Stop Condition 100 ns tDATA Data Ready Time From power on to completion of one set of ADC conversions; analog data available via serial interface. 400 ms QGPO Reset Pulse Timing t1 QGPO reset pulse low duration OEMCFG3 bit 7 = 1 A2h:255 (FFh) [2-0] switch to 111 112.5 125 137.5 µs t2 QGPO reset de-assertion to the clearing of A2:FFh bits 2:0 OEMCFG3 bit 7 = 1 A2h:255 (FFh) [2-0] ≠ 111 20.25 22.5 24.75 ms Note: 12. Guaranteed by design and/or testing of related parameters. Not 100% tested in production. Serial Interface Timing Diagram Serial Interface Timing |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |