LTC4365

14

4365f

APPLICATIONS INFORMATION

Transients During OV Fault

The circuit of Figure 14 was used to display transients

during an overvoltage condition. The nominal input supply

is 24V and it has an overvoltage threshold of 30V. The

parasitic inductance is that of a 1 foot wire (roughly 300nH).

Figure 15 shows the waveforms during an overvoltage

inductance and resistance of the wire along with the ca-

(TVS, Tranzorb) recommended for applications where

parasitic inductance. No clamp was used to capture the

waveforms of Figure 15. In order to maintain reverse supply

protection, D1 must be a bi-directional clamp rated for at

least 225W peak pulse power dissipation.

MOSFET Selection

N-channel MOSFETs must be configured in a back-to-

back arrangement. Dual N-channel packages are thus the

best choice. The MOSFET is selected based on its power

handling capability, drain and gate breakdown voltages,

and threshold voltage.

The drain to source breakdown voltage must be higher

transients during normal operation or during Hot Swap™,

the external MOSFET must be able to withstand this

transient voltage.

Due to the high impedance nature of the charge pump that

drives the GATE pin, the total leakage on the GATE pin must

be kept low. The gate drive curves of Figure 2 were measured

with a 1μA load on the GATE pin. Therefore, the leakage

on the GATE pin must be no greater than 1μA in order to

match the curves of Figure 2. Higher leakage currents will

result in lower gate drive. The dual N-channel MOSFETs

shown in Table 1 all have a maximum GATE leakage cur-

rent of 100nA. Additionally, Table 1 lists representative

Layout Considerations

external MOSFET should be minimized, as well as the

trace length between the GATE pin of the LTC4365 and

the gates of the external MOSFETs.

to the external MOSFET. Use high frequency ceramic

capacitors in addition to bulk capacitors to mitigate Hot

Swap ringing. Place the high frequency capacitors closest

to the MOSFET. Note that bulk capacitors mitigate ringing

by virtue of their ESR. Ceramic capacitors have low ESR

and can thus ring near their resonant frequency.

UV

OV

SHDN

OV = 30V

4365 F14

FAULT

GATE

M1

M2

24V

SI9945

60V

12 INCH WIRE

LENGTH

GND

LTC4365

R2

2370k

R1

40.2k

R3

100k

100μF

+

1000μF

D1

OPTIONAL

+

9Ω

2A/DIV

GND

GND

0A

20V/DIV

20V/DIV

4365 F15

250ns/DIV

GATE

GATE

Figure 15. Transients During OV Fault When No

Tranzorb (TVS) Is Used