| 数据搜索系统,热门电子元器件搜索 |
|
PC33882R2 数据表(PDF) 8 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
PC33882R2 数据表(HTML) 8 Page - Freescale Semiconductor, Inc |
|
8 / 31 page ![]() Analog Integrated Circuit Device Data 8 Freescale Semiconductor 33882 ELECTRICAL CHARACTERISTICS STATIC ELECTRICAL CHARACTERISTICS DIGITAL INTERFACE SI Logic High SIVIH 4.0 – – V SI Logic Low SIVIL – – 2.0 V CS and SCLK Logic High CS VIH 3.0 – – V CS and SCLK Logic Low CS VIL – – 3.0 V Input Logic High VIH 3.15 – – V Input Logic Low VIL – – 1.35 V Input Pull-down Current (25) VIN = 1.5 V IIN(PD) 5.0 – 25 μA Input Pull-up Current (26) VIN = 3.5 V IIN(PU) -25 – -5.0 μA SO and High-state Output Voltage IOH = -1.0 mA VSOH 3.5 – – V SO and Low-state Output Voltage IOL = 1.0 mA VSOL 0 – 0.4 V SO and Tri-state Leakage Current CS = 0.7 VDD, VSO = 0.3 VDD CS = 0.7 VDD, VSO = 0.7 VDD ISOT -10 – – – – 10 μA Input Capacitance (27) 0 = VIN = 5.5 V CIN – – 12 pF SO and Tri-state Capacitance (28) 0 = VIN = 5.5 V CSOT – – 20 pF Notes 18. Outputs of device functionally turn-on (RDS(ON) = 0.95 Ω @125 °C). SPI/parallel inputs and power outputs are operational. Fault detection and reporting may not be fully operational within this range. 19. Value reflects all outputs ON and equally conducting 1.0 A each. VPWR = 5.5 V, CS = 5.0 V. 20. An over-voltage condition will cause any enabled outputs to latch OFF (disabled). 21. This parameter is guaranteed by design; however, it is not production tested. 22. For VDD less than the Power-ON Reset voltage, all outputs are disabled and the serial fault register is reset to all 0s. 23. Drain current per output with VPWR = 24 V and VLOAD = 9.0 V. 24. Drain current per output with VPWR = 13 V, VLOAD = 9.0 V. 25. Inputs SI, IN0 & IN1, IN2 & IN3, IN4 & IN5, and IN0 to IN7 incorporate active internal pull-down current sinks for noise immunity enhancement. 26. The MODE and CS inputs incorporate active internal pull-up current sources for noise immunity enhancement. 27. This parameter applies to inputs SI, CS, SCLK, MODE, IN0 & IN1, IN2 & IN3, IN4 & IN5, and IN0 to IN7. It is guaranteed by design; however, it is not production tested. 28. This parameter applies to the OFF state (tri-stated) condition of SO and is guaranteed by design; however, it is not production tested. Table 3. Static Electrical Characteristics (continued) Characteristics noted under conditions 4.75 V ≤ VDD ≤ 5.25 V, 9.0 V ≤ VPWR ≤ 17 V, -40 °C ≤ TA ≤ 125 °C, unless otherwise noted. Characteristic Symbol Min Typ Max Unit |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |