数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CY2DP1502 数据表(PDF) 5 Page - Cypress Semiconductor

部件名 CY2DP1502
功能描述  1:2 LVPECL Fanout Buffer 20-ps maximum output-to-output skew
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

CY2DP1502 数据表(HTML) 5 Page - Cypress Semiconductor

  CY2DP1502 Datasheet HTML 1Page - Cypress Semiconductor CY2DP1502 Datasheet HTML 2Page - Cypress Semiconductor CY2DP1502 Datasheet HTML 3Page - Cypress Semiconductor CY2DP1502 Datasheet HTML 4Page - Cypress Semiconductor CY2DP1502 Datasheet HTML 5Page - Cypress Semiconductor CY2DP1502 Datasheet HTML 6Page - Cypress Semiconductor CY2DP1502 Datasheet HTML 7Page - Cypress Semiconductor CY2DP1502 Datasheet HTML 8Page - Cypress Semiconductor CY2DP1502 Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 13 page
background image
CY2DP1502
Document Number: 001-56308 Rev. *G
Page 5 of 13
AC Electrical Specifications
(VDD = 3.3 V ± 5% or 2.5 V ± 5%; TA = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))
Parameter
Description
Condition
Min
Typ
Max
Unit
FIN
Input frequency
DC
1.5
GHz
FOUT
Output frequency
FOUT = FIN
DC
1.5
GHz
VPP
LVPECL differential output voltage
peak to peak, single-ended. terminated
with 50
 to V
DD – 2.0
[6]
Fout = DC to 150 MHz
600
mV
Fout = >150 MHz to 1.5 GHz
400
mV
tPD
[7]
Propagation delay input pair to output
pair
Input rise/fall time < 1.5 ns
(20% to 80%)
––
480
ps
tODC
[8]
Output duty cycle
50% duty cycle at input
Frequency range up to 1 GHz
48
52
%
tSK1
[9]
Output-to-output skew
Any output to any output, with
same load conditions at DUT
––
20
ps
tSK1 D
[9]
Device-to-device output skew
Any output to any output between
two or more devices. Devices
must have the same input and
have the same output load.
––
150
ps
PNADD
Additive RMS phase noise
156.25-MHz Input
Rise/fall time < 150 ps (20% to 80%)
VID > 400 mV
Offset = 1 kHz
–120
dBc/Hz
Offset = 10 kHz
–130
dBc/Hz
Offset = 100 kHz
–135
dBc/Hz
Offset = 1 MHz
–145
dBc/Hz
Offset = 10 MHz
–153
dBc/Hz
Offset = 20 MHz
–155
dBc/Hz
tJIT
[10]
Additive RMS phase jitter (Random)
156.25 MHz, 12 kHz to 20 MHz
offset; input rise/fall time < 150 ps
(20% to 80%),
VID > 400 mV
0.15
ps
tR, tF
[11]
Output rise/fall time
50% duty cycle at input,
20% to 80% of full swing
(VOL to VOH)
Input rise/fall time < 1.5 ns
(20% to 80%)
––
250
ps
Notes
6. Refer to Figure 3 on page 6.
7. Refer to Figure 4 on page 6.
8. Refer to Figure 5 on page 6.
9. Refer to Figure 6 on page 7.
10. Refer to Figure 7 on page 7.
11. Refer to Figure 8 on page 7.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com