数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF8564A 数据表(PDF) 29 Page - NXP Semiconductors

部件名 PCF8564A
功能描述  Real time clock and calendar
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF8564A 数据表(HTML) 29 Page - NXP Semiconductors

Back Button PCF8564A Datasheet HTML 25Page - NXP Semiconductors PCF8564A Datasheet HTML 26Page - NXP Semiconductors PCF8564A Datasheet HTML 27Page - NXP Semiconductors PCF8564A Datasheet HTML 28Page - NXP Semiconductors PCF8564A Datasheet HTML 29Page - NXP Semiconductors PCF8564A Datasheet HTML 30Page - NXP Semiconductors PCF8564A Datasheet HTML 31Page - NXP Semiconductors PCF8564A Datasheet HTML 32Page - NXP Semiconductors PCF8564A Datasheet HTML 33Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 45 page
background image
PCF8564A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 02 — 30 September 2010
29 of 45
NXP Semiconductors
PCF8564A
Real time clock and calendar
14. Dynamic characteristics
[1]
Integrated load capacitance, CL(itg), is a calculation of COSCI and COSCO in series:
.
[2]
Unspecified for fCLKOUT = 32.768 kHz.
[3]
All timing values are valid within the operating supply voltage at ambient temperature and referenced to VIL and VIH with an input voltage
swing of VSS to VDD.
[4]
A detailed description of the I2C-bus specification is given in Ref. 11 “UM10204”.
Table 30.
Dynamic characteristics
VDD = 1.8 V to 5.5 V; VSS =0V; Tamb = 40 °C to +85 °C; fosc = 32.768 kHz; quartz Rs =40 kΩ; CL = 8 pF; unless otherwise
specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Oscillator
CL(itg)
integrated load capacitance
[1] 6
8
10
pF
Δf
osc/fosc
relative oscillator frequency variation
ΔV
DD = 200 mV;
Tamb =25 °C
-
0.2
-
ppm
Quartz crystal parameters
Rs
series resistance
-
-
100
k
Ω
CL
load capacitance
-
8
-
pF
CLKOUT output
δ
CLKOUT
duty cycle on pin CLKOUT
[2] -50
-
%
I2C-bus timing characteristics (see Figure 25)[3][4]
fSCL
SCL clock frequency
-
-
400
kHz
tHD;STA
hold time (repeated) START condition
0.6
-
-
μs
tSU;STA
set-up time for a repeated START
condition
0.6
-
-
μs
tLOW
LOW period of the SCL clock
1.3
-
-
μs
tHIGH
HIGH period of the SCL clock
0.6
-
-
μs
tr
rise time of both SDA and SCL signals
-
-
0.3
μs
tf
fall time of both SDA and SCL signals
-
-
0.3
μs
Cb
capacitive load for each bus line
-
-
400
pF
tSU;DAT
data set-up time
100
-
-
ns
tHD;DAT
data hold time
0
-
-
ns
tSU;STO
set-up time for STOP condition
0.6
-
-
μs
tw(spike)
spike pulse width
-
-
50
ns
C
Litg
()
C
OSCI
C
OSCO
()
C
OSCI
C
OSCO
+
()
--------------------------------------------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com