TMS570LS3137 datasheet(87/159 Pages) TI

87 / 159 page

EMIF_CLK

EMIF_BA[1:0]

EMIF_ADDR[21:0]

EMIF_DATA[15:0]

BASIC SDRAM

WRITE OPERATION

EMIF_CS[0]

EMIF_DQM[1:0]

EMIF_nRAS

EMIF_nCAS

EMIF_nWE

TMS570LS3137

www.ti.com

SPNS162.

– SEPTEMBER 2011

4.14.2.4 Write Timing (Synchronous RAM)

Figure 4-16. Basic SDRAM Write Operation

4.14.2.5 EMIF Asynchronous Memory Timing

Table 4-27. EMIF Asynchronous Memory Timing Requirements

NO.

Value

Unit

MIN

NOM

MAX

Reads and Writes

tw(EM_WAIT)

Pulse duration, EMIFnWAIT

assertion and deassertion

Reads

tsu(EMDV-EMOEH)

Setup time, EMIFDATA[15:0]

valid before EMIFnOE high

th(EMOEH-EMDIV)

Hold time, EMIFDATA[15:0]

0.5

valid after EMIFnOE high

tsu(EMOEL-EMWAIT)

Setup Time, EMIFnWAIT

4E+3

asserted before end of Strobe

Phase(1)

Writes

tsu(EMWEL-EMWAIT)

Setup Time, EMIFnWAIT

4E+3

asserted before end of Strobe

Phase(1)

(1)

Setup before end of STROBE phase (if no extended wait states are inserted) by which EMIFnWAIT must be asserted to add extended

wait states. Figure Figure 4-12 and Figure Figure 4-14 describe EMIF transactions that include extended wait states inserted during the

STROBE phase. However, cycles inserted as part of this extended wait period should not be counted; the 4E requirement is to the start

of where the HOLD phase would begin if there were no extended wait cycles.

System Information and Electrical Specifications

Submit Documentation Feedback

focus.ti.com: TMS570LS3137

TMS570LS3137 数据表(PDF) 87 Page - Texas Instruments

TMS570LS3137 数据表(HTML) 87 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载