TMS570LS3137 datasheet(114/159 Pages) TI

114 / 159 page

HCLK

DMMCLK

DMMSYNC

DMMDATA

DMMnENA

D00

D01

D10

D11

D20

D21

D30

D31

D40

D41

D50

TMS570LS3137

SPNS162.

– SEPTEMBER 2011

www.ti.com

Table 4-47. DMMDATA Timing

Parameter

MIN

Description

tssu(DMM)

2ns

SYNC active to clk falling edge setup time

tsh(DMM)

3ns

clk falling edge to SYNC deactive hold time

tdsu(DMM)

2ns

DATA to clk falling edge setup time

tdh(DMM)

3ns

clk falling edge to DATA hold time

Figure 4-29. DMMnENA Timing

Figure 4-29 shows a case with 1 DMM packet per 2 DMMCLK cycles (Mode = Direct Data Mode, data

width = 8, portwidth = 4) where none of the packets received by the DMM are sent out, leading to filling up

of the internal buffers. The DMMnENA signal is shown asserted, after the first two packets have been

received and synchronised to the HCLK domain. Here, the DMM has the capacity to accept packets D4x,

D5x, D6x, D7x. Packet D8 would result in an overflow. Once DMMnENA is asserted, the DMM expects to

stop receiving packets after 4 HCLK cycles; once DMMnENA is de-asserted, the DMM can handle

packets immediately (after 0 HCLK cycles).

114

System Information and Electrical Specifications

Submit Documentation Feedback

focus.ti.com: TMS570LS3137

TMS570LS3137 数据表(PDF) 114 Page - Texas Instruments

TMS570LS3137 数据表(HTML) 114 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载