AD6657ABBCZ datasheet(23/36 Pages) AD

23 / 36 page

Data Sheet

AD6657A

Rev. 0 | Page 23 of 36

Jitter Considerations

High speed, high resolution ADCs are sensitive to the quality of

the clock input. The degradation in SNR from the low frequency

SNR (SNRLF) at a given input frequency (fIN) due to jitter (tJRMS)

can be calculated by

SNRHF = −10log[(2π × fIN × tJRMS)2 + 10(−SNRLF/10) ]

In the equation, the rms aperture jitter represents the clock

input jitter specification. IF undersampling applications are

particularly sensitive to jitter, as shown in Figure 49.

Figure 49. SNR vs. Input Frequency and Jitter

In cases where aperture jitter may affect the dynamic range of

the AD6657A, treat the clock input as an analog signal. Separate

power supplies for clock drivers should be separated from the

ADC output driver supplies to avoid modulating the clock signal

with digital noise. Low jitter, crystal controlled oscillators make

the best clock sources. If the clock is generated from another type

of source (by gating, dividing, or another method), it should be

retimed by the original clock at the last step. Refer to the AN-501

Application Note and AN-756 Application Note for more informa-

tion about jitter performance as it relates to ADCs (available at

www.analog.com).

POWER DISSIPATION AND STANDBY MODE

The power dissipated by the AD6657A is proportional to its clock

rate (see Figure 50). The digital power dissipation does not vary

significantly because it is determined primarily by the DRVDD

supply and the bias current of the LVDS drivers.

Reducing the capacitive load presented to the output drivers can

minimize digital power consumption. The data in Figure 50 was

obtained using the same operating conditions as those used in

the Typical Performance Characteristics section, with a 5 pF

load on each output driver.

Figure 50. Power and Current vs. Sampling Frequency

By asserting PDWN (either through the SPI port or by asserting

the PDWN pin high), the AD6657A is placed in power-down

mode. In this state, the ADC typically dissipates 4.5 mW.

During power-down, the output drivers are placed in a high

impedance state. Asserting the PDWN pin low returns the

AD6657A to its normal operating mode. Note that PDWN is

referenced to the digital output driver supply (DRVDD) and

should not exceed that supply voltage.

Low power dissipation in power-down mode is achieved by

shutting down the reference, reference buffer, biasing networks,

and clock. Internal capacitors are discharged when entering

power-down mode and must be recharged when returning to

normal operation. As a result, wake-up time is related to the

time spent in power-down mode; shorter power-down cycles

result in proportionally shorter wake-up times.

When using the SPI port interface, the user can place the ADC

in power-down mode or standby mode. Standby mode allows

the user to keep the internal reference circuitry powered when

faster wake-up times are required. See the Memory Map Register

Descriptions section for more details.

CHANNEL/CHIP SYNCHRONIZATION

The AD6657A has a SYNC input that offers the user flexible

synchronization options for synchronizing the clock divider. The

clock divider sync feature is useful for guaranteeing synchronized

sample clocks across multiple ADCs.

The SYNC input is internally synchronized to the sample clock;

however, to ensure that there is no timing uncertainty between

multiple parts, externally synchronize the SYNC input signal to

the input clock signal, meeting the setup and hold times shown

in Table 5. Drive the SYNC input using a single-ended CMOS

type signal.

100

INPUT FREQUENCY (MHz)

0.05ps

0.20ps

0.50ps

1.00ps

1.50ps

1.5

0.60

0.55

0.50

0.45

0.40

0.35

0.30

0.25

0.20

0.15

0.10

0.05

1.4

1.3

1.2

1.1

1.0

0.9

0.8

0.7

0.6

0.5

0.4

0.3

0.2

0.1

30 40 50 60 70 80 90 100 110 120 130 140 150 160 170 180 190

SAMPLING FREQUENCY (MSPS)

200

IAVDD

IDRVDD

TOTAL POWER

AD6657ABBCZ 数据表(PDF) 23 Page - Analog Devices

AD6657ABBCZ 数据表(HTML) 23 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

数据表下载