ADRF6516ACPZ-R7 datasheet(24/32 Pages) AD

24 / 32 page

ADRF6516

Data Sheet

Rev. B | Page 24 of 32

EVALUATION BOARD

An evaluation board is available for testing the ADRF6516.

The evaluation board schematic is shown in Figure 58. Table 6

provides the component values and suggestions for modifying

the component values for the various modes of operation.

EVALUATION BOARD CONTROL SOFTWARE

The ADRF6516 evaluation board is controlled through the

parallel port on a PC. The parallel port is programmed via the

ADRF6516 evaluation software. This software controls the filter

corner frequency, as well as the minimum and maximum gains

for each amplifier in the ADRF6516. For information about the

port timing and control, see Figure 2 and Figure 3.

After the evaluation software is downloaded and installed, start

the basic user interface to program the filter corner and gain

values (see Figure 57).

To program the filter corner, do one of the following:

•

Click the arrow in the Frequency Select section of the

window, select the desired corner frequency from the

menu, and click Write Bits.

•

Click Freq +1 MHz or Freq −1 MHz to increment or

decrement the corner frequency in 1 MHz steps from

the current corner frequency.

To program the preamplifier gain, the VGA maximum gain,

and the postamplifier gain, move the slider switch in the

appropriate section of the window to the desired gain.

•

The preamplifier gain can be set to 3 dB or 6 dB.

•

The VGA maximum gain can be set to 22 dB or 28 dB.

•

The postamplifier gain can be set to 6 dB or 12 dB.

When the user clicks the Write Bits button, a write operation is

executed, immediately followed by a read operation. The updated

information is displayed in the Current Pre-Amp Gain, Current

Frequency, Current VGA Max Gain, and Current Post-Amp

Gain fields.

When the parallel port is updated with a read/write operation,

the current cumulative maximum gain of all the amplifiers is

displayed in the Maximum Gain field. (The analog VGA gain

is not included in this value.)

Because the speed of the parallel port varies from PC to PC,

the Clock Stretch function can be used to change the effective

frequency of the CLK line. The CLK line has a scalar range from

1 to 10; 10 is the fastest speed, and 1 is the slowest.

Figure 57. ADRF6516 Evaluation Software

ADRF6516ACPZ-R7 数据表(PDF) 24 Page - Analog Devices

ADRF6516ACPZ-R7 数据表(HTML) 24 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

数据表下载