数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M200 数据表(PDF) 10 Page - Cypress Semiconductor

部件名 M200
功能描述  Two-PLL Programmable Clock Generator for Portable Applications
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CYPRESS [Cypress Semiconductor]
网页  http://www.cypress.com
标志 CYPRESS - Cypress Semiconductor

M200 数据表(HTML) 10 Page - Cypress Semiconductor

Back Button M200 Datasheet HTML 6Page - Cypress Semiconductor M200 Datasheet HTML 7Page - Cypress Semiconductor M200 Datasheet HTML 8Page - Cypress Semiconductor M200 Datasheet HTML 9Page - Cypress Semiconductor M200 Datasheet HTML 10Page - Cypress Semiconductor M200 Datasheet HTML 11Page - Cypress Semiconductor M200 Datasheet HTML 12Page - Cypress Semiconductor M200 Datasheet HTML 13Page - Cypress Semiconductor M200 Datasheet HTML 14Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 17 page
background image
MoBL® Clock
M200/M500
Document Number: 001-29139 Rev. *C
Page 10 of 17
DC Electrical Specifications
The DC Electrical Specification table for MoBL Clock M2xx/M5xx family (VDD_CLKX = 1.5 V/1.8 V/2.5 V/3.0 V/3.3 V).
Parameter
Description
Conditions
Min
Typ
Max
Unit
VOL
Output Low Voltage
IOL = 2 mA, drive strength = [00]
0.4
V
IOL = 3 mA, drive strength = [01]
IOL = 7 mA, drive strength = [10]
IOL = 12 mA, drive strength = [11]
VOH
Output High Voltage
IOH = –2 mA, drive strength = [00]
VDD_CLKX
0.4
––
V
IOH = –3 mA, drive strength = [01]
IOH = –7 mA, drive strength = [10]
IOH = –12 mA, drive strength = [11]
VOLSD
Output Low Voltage, SDA
IOL = 4 mA
0.4
V
VIL1
Input Low Voltage of PD#/OE,
SDA and SCL pins
0.2 × VDD
V
VIL2
Input Low Voltage of EXCLKIN
pin
0.1 × VDD
V
VIH1
Input High Voltage of PD#/OE,
SDA and SCL pins
0.8 × VDD
––
V
VIH2
Input High Voltage of EXCLKIN
for MoBL Clock M5xx
0.9 × VDD
––
V
VIH3
Input High Voltage of EXCLKIN
pin MoBL Clock M2xx
0.9 × VDD
–2.2
V
IIH
Input High Current, PD#/OE
VIH = VDD
10
µA
IIL
Input Low Current, PD#/OE
VIL = 0 V
10
µA
RDN
Pull Down Resistor of clocks
(CLK1-CLK3) in off-state
Clock outputs in off-state by setting
PD# = Low
100
160
250
k
IDD[1, 2]
Supply Current
All outputs running, CLOAD = 0
15
mA
IDDS[1]
Standby Current
PD# = Low,
I2C circuit not in Keep
Alive Mode
–3
µA
CIN[2]
Input Capacitance
SCL, SDA, and PD#/OE inputs
7
pF
Notes
1. This parameter is configuration dependent. The specified value is for the drive level setting of [1,1].
2. Parameters are guaranteed by design and characterization. Not 100% tested in production. All parameters specified with fully loaded outputs.
[+] Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com