| 数据搜索系统,热门电子元器件搜索 |
|
TNETX3151 数据表(PDF) 37 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETX3151 数据表(HTML) 37 Page - Texas Instruments |
|
37 / 65 page ![]() TNETX3151 ThunderSWITCH ™ 12/3 ETHERNET™ SWITCH WITH 12 10-MBIT/S PORTS AND 3 10-/100-MBIT/S PORTS SPWS048A – MARCH 1998 – REVISED APRIL 1999 37 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 SDRAM-type and quantity indication Before beginning operation (by writing to the start bit of Syscontrol), it is necessary to indicate to the SDRAM interface whether × 8 or × 16 SDRAMs are being used. This is done by setting the bit in the RAMsize register (by 8 = 0 for × 16, by 8 = 1 for × 8) during the load from EEPROM or via a DIO write. It also is necessary to inform the SDRAM interface of the quantity of external SDRAM available. This is done by writing to the RAMsize register, while at the same time setting the × 8 or × 16 SDRAMs. initialization SDRAMs require controlled initialization. Specifically, SDRAMs require up to 200 µs of inactivity after power has been supplied, during which they are supplied only with an active CLK. The system designer must ensure that this inactivity period is observed while TNETX3151 is held in hardware or software reset. Table 16 shows the state of the SDRAM interface terminals during hardware or software reset. Table 16. SDRAM Interface Terminal State During Hardware or Software Reset TNETX3151 TERMINAL STATE DURING RESET DA13–DA00 Driven high DRAS Driven high DCAS Driven high DW Driven high DCLK Active DD31–DD00 High impedance Any other SDRAM requirements during this period that need to be observed, such as the state of chip selects and clock-enable and data-mask controls, also are the responsibility of the system designer. This SDRAM interface does not drive the DD bus during hardware or software reset, or following either reset, until the SDRAM initialization process has been completed. refresh After the initialization process, the SDRAM interface then performs 4096 REFR commands at least every 64 ms. SDRAM data is, however, lost during any subsequent resets, as the SDRAM interface does not issue any REFR commands during any hardware or software reset. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |